

THESIS

Patrick E. Price

ARTT/GE/ENG/89D-40

ELECTE NOV13 1989

This document has been approved for public colores and said in Combules is animist.

DEPARTMENT OF THE AIR FORCE

AIR UNIVERSITY

AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

THESIS

Patrick E. Price

AFIT/GE/ENG/89D-40



Approved for public release; distribution unlimited

THESIS

Presented to the Faculty of the School of Engineering of the Air Force Institute of Tecnology

Air University

In Partial Fulfillment of

Master of Science in Electrical Engineering

Control of the second

Patrick E. Price, B.S.

Accession For

NTIS GRA&I
DTIC TAB
Unannounced
Justification

By
Distribution/
Availability Codes

Avail and/or
Dist Special

December 1988

Approved for public release; distribution unlimited

Preface

The purpose of this thesis was to design a computer that could process a large variety of calculations with a minimum of hardware. This constraint requires a computer that can change its structure to match the demands of the problem currently being calculated. Computer image generation was selected as an example problem. The processing requirements of real-time computer image generation require calculation of very large real numbers as well as very small logical variables.

The results demonstrate that, in a best case analysis, a dynamic architecture computer can demonstrate an improvement in processing speed over conventional single instruction, single data computers.

In preparing this thesis, I extend my gratitude to several people for their contributions. First and foremost, I thank my advisor, Dr. Thomas C. Hartrum, for his guidance and support. Also, I to ank Captain Nathaniel Davis IV and Captain Bruce George for Leir expertise and assistance. Finally, I thank Ms. Deborah Martin for her help in tabulating the statistics.

Patrick E. Price

Table of Contents

Prefac	ce	ii
List	of Figures	,
List	of Tables	vi
I.	Introduction	
	Background	
II.	Literature Review	7
	Introduction Estrin Kartashev and Kartashev Dimond and King Rauscher and Agrawala Fuchs and Johnson	7 9 12 38 39 40
III.	Computer Generated Imagery Software	42
	Computer Generated Images	42 44 51 54
IV.	Dynamic Architecture Computer Design	68
	Dynamic Computer Features	77 86 92
v.	Analysis and Conclusions	93
	Analysis	9 <i>3</i> 101 103

References	109
Bibliography	111
Appendix A: Module Calling Summary	112
Appendix B: Module Descriptions	125
Appendix C: Collected Data on Variables	136
Appendix D: Collected Data on Operations	208

List of Figures

Figure		Page
2-1	Keyword Search Strategy	8
2-2	Flowchart for Constructing a Program Graph .	31
3-1	Data Base Development System Diagram	45
3-2	Coordinate Set Definition	48
4-1	Format of Floating Point Variables	76
4-2	Possible Configurations	77
4-3	Instruction Format	84
4-4	Carry-In/Carry-Out Structure	85
4-5	Dynamic Architecture Computer	87
5-1	Percent of Execution Time Required by	
_	Dynamic Computer	100

List of Tables

<u>Table</u>		Page
3-1	Valid Variable Type and Size Combinations	58
3-2	Summary of Variable Data	60
3 - 3	Total Variable Data	61
3-4	Itemization of Variable Operations Data	65
3-5	Summary of Variable Operations Data	65
3-6	Summary of Other Operations Data	66
4-1	Relative Occurances by Variable Type	73
4-2	SEL 32/70 Instruction Repertoire	75
4-3	Summary of Variable Addressing Requirements	83
5-1	Summary of Processors and Operations	98
5-2	Summary of Configurations and Operations	98
5-3	Detailed Execution Analysis	98

I. Introduction

Background

Digital computers may be designed and built using discrete components, individual integrated circuits or microcomputer chips. A variation of the microcomputer chip is the bit-slice chip. Each bit-slice chip contains all of the circuits and components that would be obtained by slicing through the processing portion of a computer. Thus, each slice could become a small stand-alone computer if properly connected to memory and other peripheral devices. Large computers may be built by using a number of these slices connected together. It is also possible to use these bit-slice chips to build a computer that is very fast for a specific application.

This is a desirable concept because general purpose computers are not fast enough for certain applications. One example of particular interest is Computer Generated Imagery (CGI). CGI requires a data base of digitized descriptions of three-dimensional features. By careful manipulation of these descriptions, a realistic visual scene is created that can be viewed on a television picture tube. This requires a substantial number of calculations in order to create the proper perspective and size of each object and to convert each object to individual picture elements for display on a two dimensional screen. Furthermore, if the illusion of motion is to be created, these calculations must be done at least 30 times per second.

A general purpose computer is designed to handle a variety of tasks equally well. Applications like CGI require that the hardware be highly tuned for several specific types of data manipulations. Therefore, the computation of CGI algorithms is generally done in special purpose processors. The CGI algorithms are implemented directly in the hardware of these special purpose processors. If the CGI algorithms change for any reason, it is not possible to change the special purpose processor without a redesign of the hardware.

Currently, there is some interest in developing general purpose digital computers that can vary their architecture dynamically. That is, they can change from a computer that handles large, high precision numbers into a computer that handles smaller, less precise numbers. When this computer is processing smaller numbers, it would be able to do several calculations in parallel.

Bit-slice chips make ideal building blocks for a dynamic architecture computer, and CGI is a very good application for testing such a design. A general purpose dynamic architecture computer would be very complex because it would have to be able to assume all possible combinations of connections. A dynamic architecture computer designed to perform CGI could be simplified to perform only those operations essential to CGI.

Problem

The problem is to design a dynamic architecture computer for the specific purpose of processing Computer Generated Imagery (CGI) algorithms and to demonstrate that a savings in time can be achieved by using this computer instead of a general purpose computer of fixed architecture.

Scope

This effort includes a design for the computer in sufficient detail to make accurate timing calculations. For purposes of this effort, the design will not be taken to the level that an actual machine could be constructed, although there will be recommendations for implementing a prototype and data for a prototype test. Whenever possible, the design will be such that it could be extended to a general purpose computer if desired as a follow-on effort.

Approach

The general procedure followed during the conduct of this study was as follows:

Literature Review. The literature review concentrated on researching the work already done in the area of dynamic computer architecture. The review assured that this study did not duplicate previous studies and provided the background information for this study.

Analysis of CGI. This phase concentrated on analyzing a software emulation of some typical CGI hardware. The results of this analysis consisted of details of required instruction sets and the size and precision of the variables being calculated.

Design of Architecture. The result of this phase was the design of a dynamic architecture computer based on the information obtained from the analysis outlined in the steps above.

Analysis of Results. This concluding phase determined whether or not the resulting design demonstrated an improvement in speed over a fixed architecture computer performing the same task.

Thesis Organization

The organization of this thesis follows the steps outlined in the approach. Chapter One contains the background and other introductory material. Chapter Two contains a review of the pertinent literature. Chapter Three discusses the analysis of the Computer Generated

Imagery (CGI) software including the organization and operation of the actual software, the type of data desired as a result of the analysis, and the steps performed in doing the analysis. Chapter Four details the design of the architecture. Chapter Five contains the analysis of the results.

II. Literature Review

Introduction

A literature review was undertaken as the first step in this research. The purpose of the review was to find those articles published on the general topic of dynamic computer architecture. The results and a discussion of the most important items found are given below.

The primary literature search into dynamic computer architectures was performed using the Lockheed automated data retrieval system to do a keyword search on the COMPENDEX (Corporate Engineering Index Inc.) file. Also at this time, a search was performed on both INSPEC files and the NITS file using the same search strategy. Of the abstracts obtained in this manner, only a few were directly related to dynamic computer architecture. The keyword search strategy is given by Figure 2-1.

Each relevant article is discussed below. The discussions are arranged chronologically by author.




Figure 2-1: Keyword Search Strategy

Estrin

The first paper chronologically is "Organization of Computer Systems: The Fixed Plus Variable Structure Computer." This article describes a proposed computer system that could be adapted to specific problems. This computer system would be composed of two parts. The first part would be fixed in its architecture. The fixed part would actually be an off the shelf general purpose computer. [Ref 2:34]

The second part of this system would be variable both in terms of the individual components used and in the interconnection of the components. Each of these separate components could be any of the fundamental elements of a regular computer such as flip-flops or shift registers. In addition to the individual elements, there would be a library of frequently used substructures that are hardwired combinations of individual elements. Each of the individual elements and substructures could be connected together in a variety of ways within the variable portion of the system. [Ref 2:34-35]

The significance of this paper is that it is the first to mention variable connections between elementary circuits within a computer. The computer system described in this paper is apparently not dynamic, but the basic ideas for a variable architecture computer are expressed.

The next paper reviewed was "Parallel Processing in a Restructurable Computer System." This article describes the Fixed Plus Variable computer system as it was being built at UCLA.[Ref 3:747-755]

In addition to the fixed and variable portions described above, a supervisory control unit has been added to the design. This control unit is built in several levels where each level exercises control over a certain type of operation. For instance, the lowest level executes the lowest level single action such as arithmetic and logical operations. The next higher level executes the elementary functions such as complex arithmetic and matrix operations. This level uses all of the operations defined at the lowest level in order to perform its functions. [Ref 3:749-750]

Intermediate levels may exist which would execute higher level functions. Each level defines its own functions using the functions defined at all levels beneath it.[Ref 3:750]

The highest level of control is the supervisory level. This level performs the following special functions:

- 1. Controls execution of all computations in the fixed and variable portions
- 2. Coordinates the information exchange between the fixed and variable portions
- 3. Performs interlocking functions necessary for parallel processing

[Ref 3:750]

In addition, the control units on each level have the following functions:

- 1. Sequence through each state required to perform the necessary operation.
- 2. For each state, perform the necessary commands, using the functions defined at the lower levels.
- 3. Generate the next sequential state.
 [Ref 3:750-751]

Kartashev and Kartashev

The most important articles found were a series of articles written by Steven I. Kartashev and Svetlana P. Kartashev. Over a period of several months they have published the details of their design for a dynamic computer architecture that has many of the attributes that this thesis is trying to achieve. The content of some of the articles overlaps so only the ones required for an all inclusive design are included here. The first of these articles is "A Powerful LSI Metacomputer System with Dynamic Architecture for Simulation of Complex Problems."[Ref 5:483-488] It discusses a dynamic computer architecture that could be used to speed up the calculations for distributing electric power from a grid of power generating plants.[Ref 5:488]

The dynamic architecture computer described in this article is composed of a number of "dynamic computer groups." Each group is identical to every other group in that they all contain the same elements. Each group can function independently or in conjunction with other groups to form a larger group. [Ref 5:483-484]

In addition to each group being identical, each individual group contains, within itself, a number of identical sets of elements. Each of these elements consists of a processor unit, a memory unit and an input/output unit. Each element can therefore be thought of as a simple computer. These elements can also function independently or in conjunction with other elements in its own group. The elements within a group are connected together so the data can be passed either left and right between the elements or only between the memory and its associated processing unit. Each group has a monitoring unit, called a V monitor, which controls the interconnections between the individual elements. [Ref 5:483-486]

The simple computers in this case are all 16 bits wide and have a 16 bit wide memory. These simple computers may be dynamically linked together through the connecting units to form wider computers in multiples of 16 bits. Each computer can process data concurrently with the computers formed by the other elements. [Ref 5:485-486]

Obviously an arrangement such as this could make the memory access quite complicated. This design solves some of the problems by making the memory access both serial and

parallel. When two elements are connected together to form one 32 bit computer, each 16 bit portion accesses the same memory location in its 16 bit memory. The connecting unit described above is in the no pass mode so that the data goes from the memory to its associated processor unit. [Ref 5:484]

Instructions, however, are stored in consecutive locations within one memory unit. When an instruction is obtained from a location in one of the memory units, it is passed either left or right through the connecting unit to all of the affected processing units. A single program may be stored in more than one memory unit. Execution control is passed to the instruction strear the enext memory by a special jump instruction. [Ref 5:485]

The article "Designing LSI Modular Computers and Systems" [Ref 6:1-6] elaborates on this basic design by discussing the V monitor in further detail, by discussing the principles of design of the operating system and by introducing the concept of program universality.[Ref 6:1]

The V monitor is the control unit for each dynamic computer group. It controls the transition between states and resolves conflicts of requests for new configurations by

the programs. Task execution within each element is concluded by a STOP instruction which informs the monitor that that resource is now free and available for reassignment. [Ref 6:5-7]

The operating system is composed of three basic programs. The assignment portion is the first to see the user program. It breaks the user program into segments of known bit size, organizes these segments into tasks of common bit size, and then assigns the hardware resources needed to run each task. The second portion of the operating system is the local monitor which runs in the V monitor of each group. Its functions have already been described. The third portion is the central monitor program which runs in the system's control computer. [Ref 6:8-9]

The central monitor program manages the resources of the entire system. It acts much like the local monitor does only on a system wide basis. Its tasks are to prioritize all requests for transition of the entire system, keep track of and specify each group's ability to transition into new groups, and it interrupts lower priority programs and obtains the necessary resources for higher priority programs. [Ref 6:9]

The third important item in this article is the introduction of the concept of program universality. This concept is essential to the capability to perform multiple architecture switches. The principal concepts are:

- (1) Instructions store no codes or constants which change their meanings when the same program is computed by different size computers
- (2) Instruction size is unique and independent of computer size
- (3) Addresses in the instruction fields remain unchanged when moving programs from computer to computer

[Ref 6:9]

The functioning of the operating system is elaborated further in the article "Dynamic Architectures: Problems and Solutions." [Ref 7:26-40] Any operating system for dynamic architectures must have two additional functions:

- (1) It must construct a diagram of the computer sizes needed
- (2) It must flowchart the architectural states and assign a priority for the transitions
 The operating system, as conceived in this article, contains additional subsytems to accomplish this task. Previous

articles divided the monitor system into three parts. This article combines the functions of the monitor system into one subsystem. [Ref 7:35]

The basic tasks of the assignment subsystem were described above. That is, it takes the source code and organizes it into specific bit sized pieces and inserts the transition instructions. This process is done in four steps as follows:

- 1. Break the source statements into nodes where the beginning and end of each node occurs at a control statement.
- 2. Find the maximum bit size of all computations.

 Algorithms are given in this article to find these maximums.
- 3. Use the maximum bit size of the computations in the node to establish the maximum size of the computer needed to execute that node.
- 4. A two axis diagram of bit sizes is built. The horizontal axis represents the number of graph nodes and the vertical axis represents the computer bit size for each node. [Ref 7:35-38]

The next article in the series, "LSI Modular Computers, Systems, and Networks" [Ref 8:7-15] is an

introduction to a special issue of "Computer" magazine published by IEEE. The importance of this article to this discussion is the definition of the terms Static Architecture, Dynamic Architecture, and Reconfigurable Architecture. [Ref 8:7-9]

Static architecture allows no software controlled variations. Reconfigurable architecture allows partially software controlled variations in the module's interconnections. Dynamic architecture allows complete software controlled reconfiguration. [Ref 8:9]

"Software Problems for Dynamic Architectures:
Adaptive Assignment of Hardware Resources" [Ref 9:775-780]
expands the discussion of functions of the assignment
subsystem. The four steps mentioned earlier as being done
by the assignment subsystem are now looked at from a
different perspective. These tasks are divided into three
topics and discussed in detail. These three topics are
construction of a program graph, diagram of hardware
resources, and assignment of the DC group resource among
programs.[Ref 9:775]

The basic unit of construction of a program graph is the node. The construction of a node was discussed previously as being all of the statements between two consecutive control points. Control points are statements where program execution forks or joins. The maxim m bit size of each node is calculated by the following procedure:

- 1. Each variable is analyzed to determine its maximum bit size
- 2. Each statement is analyzed to determine the maximum bit size required for its calculations
- 3. Each calculation is analyzed to determine the maximum intermediate bit size required. The maximum intermediate bit size is that size required to contain the intermediate results.

Formulas are given in the article for determining the maximum bit size and the maximum intermediate bit size for various arithmetic expressions. [Ref 9:775-777]

Once the program graph is constructed, the diagram of hardware resources can be made. This is a four step process which uses the data derived by the procedures described above. The first step is to construct the bit size diagram. The horizontal axis of this diagram represents the nodes of the program graph. The vertical axis shows the two

bit size parameters, the maximum bit size and the maximum intermediate bit size. [Ref 9:777]

The next step is to adjust the bit size diagram to eliminate excessive changes in computer sizes. The result of this is a computer size diagram that is ordered in the sequence of computer sizes required. [Ref 9:777]

The third step is to determine the time required to execute each task in its given computer size. This can be done by breaking down each statement into its machine code equivalent. The number of clock periods for each machine instruction is based on the computer size and memory access speed. This value is multiplied by the number of times it is iterated to find the total time for that instruction. The total time for all instructions in that node are added together to get the total time for that node. [Ref 9:777]

The fourth step is to construct the hardware resource diagram for the entire program. This is called the P-resource diagram. It is a graph where the time of functioning of each task is plotted on the horizontal axis. The upper portion of the vertical axis is plotted with the computer sizes. The lower portion is plotted with the dimensions of the data arrays. [Ref 9:777-778]

The third topic of this article is the assignment of the DC group resources among the programs. This is accomplished by combining all the P-resource diagrams (output from stage 4 of the hardware resource diagram) into Computational Element (CE) resource diagrams and the Memory Element (ME) resource diagrams. [Ref 9:778,780]

The CE resource diagram plots the maximum bit size on the vertical axis and the time for executing each task is mapped along the horizontal axis. The construction of this diagram is done in accordance with the program priorities. That is, the high priority program segments are plotted first. The result is a diagram that maps all of the computer resource requirements for the programs to be executed. [Ref 9:778-779]

The ME resource diagram is built using the memory size portions of all P-resource diagrams. All data arrays are assigned first because they must use the same location in all memories. The remaining spaces are filled in with programs and program segments since execution can jump from memory to memory. The result is a graphic picture of the memory space required to execute the subject programs. [Ref 9:779-780]

The concept of dynamic architecture is extended to pipeline systems in the article "Adaptable Pipeline System with Dynamic Architecture."[Ref 10:222-230] This article proposes a design for a pipeline computer system that uses the same Dynamic Computer (DC) groups that were presented in previous articles. Each stage of the pipeline is made from a single DC-group. In addition, each stage has its own register set for storage of temporary results.[Ref 10:222,225]

This dynamic pipeline architecture solves some of the problems of ordinary pipeline architectures by allowing the instruction to exit the pipeline when execution is completed even though more stages remain in the pipeline. Also, each stage has a variable execution time for each instruction being executed. [Ref 10:224]

The next paper in this series, "Adaptation Properties for Dynamic Architectures," [Ref 13:543-556] introduces a concept called adaptation parameters. These parameters allow the user program to be evaluated against alternative architectures. These evaluations will select the optimum architecture for each program. Equations and examples for each calculation are given in the article.[Ref 13:543-556]

The first of these parameters is the Speed of Bit size Adaptation (SBA). This parameter is the time that it takes the computer to switch from one architectural state to another. This number is a factor of the switching configuration and the technology used to implement the switch. [Ref 13:544-545]

Adaptation (PBA). This parameter represents the time lost in executing instructions in a machine size too large for that particular instruction. Each instruction is likely to require a different size computer. Therefore, in order to minimize the switches between states, instructions are grouped into tasks of similar computer length and these tasks are then executed in a fixed computer size. However, there will still be instances where an instruction, within a given task, could have been executed in a smaller computer. The difference in time between its execution in its assigned task and the time it would have taken to execute in a smaller machine is a loss of efficiency. The sum of all of these losses throughout a program is the PBA.[Ref 13:545]

The next parameter is called the Resource Utilization Factor (RUF). This parameter is computed for each state

that the system is in during the execution of a program. In each state, the system assumes a number of computer sizes that execute concurrent instruction streams. When a task is executed in this state, some of the processes finish before others and the resources of that path must be idle. This idle time is used to calculate the RUF. [Ref 13:545-546]

In addition to dynamic architecture, it is also conceivable that instruction sets can be dynamically changed. The difference in execution time of one instruction set over another for the same program is a parameter called Speed-up on Program Adaptation (SPA). Related to this is a parameter that computes the gain in speed obtained by implementing an often performed instruction stream into a single executable instruction. This parameter is called the Speed-up by Instruction Adaptation (SIA). [Ref 13:546-547]

There is a parameter that measures the efficiency with which a dynamic architecture adapts to array processing. This factor is called the Array Adaptation of Equipment (AAE). It is the percentage of equipment left over when a computer size is selected that is larger than the operands. It is similar to the factor PBA but it is specifically for array structures. [Ref 13:547-548]

There are numerous factors which must be considered in adapting a dynamic architecture to a pipeline configuration:

Adaptation to parallel streams

Adaptation on operation sequences

Adaptation on the number of pipeline stages

Adaptation to operation time in each stage

Adaptation on conditional branch

These factors are also described in this article but since they deal with pipeline architecture, there is no need to elaborate on them here. [Ref 13:548-550]

The final parameter is the time that it takes to adapt a program so that it may be executed. This is called the Time of Program Adaptation (TPA). The ideal situation is a TPA of zero or no time required to adapt the program. This occurs with all programs constructed under the rules of program universality. Program universality was presented in detail above. Its important points are:

- 1) all instruction codes have the same meaning regardless of the computer size
- 2) unique instruction size
- 3) serial consecutive storage of instructions in memory

4) parallel storage of data in memories.

However, complete program universality is not always practical. Therefore, a certain amount of time is usually required in order to adapt a given program to a new architecture. This time is called the TPA.[Ref 13:550]

This article also departs from the previously defined operating system by adding an additional system. The adaptation system is now the first system to process the user's program. Its job is to find the optimum instruction set for executing this program. The other two portions of the operating system, the assignment and the monitor, remain the same.[Ref 13:550]

The article "A Multicomputer System With Dynamic Architecture" [Ref 11:704-721] includes more detail about the function of the monitor system. Specifically, it deals with those things which must be done in performing the switch from one architectural state to another. The previous articles divided the monitor system into sections based on where in the computer system each portion was located (i.e. local monitor, V-monitor, etc.). This article discusses the monitor system in functional areas. They are:

1) Task synchronization

- 2) Priority analysis
- 3) Storage of variable control codes
- 4) Organization of the architectural switch to a new state.[Ref 11:706,715]

The first two functions are self explanatory. They are performed by the V-monitor during execution of programs in the dynamic computer. These two processes handle the reallocation of resources in real-time. Task synchronization determines when the resources of a particular CE are free and ready to be transitioned. Priority analysis is required in order to determine which tasks or programs will get the available resources for its processing. [Ref 11:715]

Storage of variable control codes is done by the Central Monitor each time a new DC group is formed. These variables are written into each individual CE's memory in order to switch the architecture to a new state. The control codes for all CE's for all possible configurations are stored in one of the memories where they can be accessed by the Epropriate V-monitors. These codes are used by the system to denote the current configuration and so each CE knows how it is supposed to be configured. [Ref 11:715-717]

The next article "Adaptable Architectures for Supersystems" refines the details of the monitor system. Its discussion of the monitor system divides the function into four different actions. They are:

- 1) Checking the readiness of the resources requested for reconfiguration
 - 2) Task synchronization
 - 3)Priority analysis
 - 4) Architectural reconfiguration. [Ref 15:34-35]

The total monitor system operation as described in this article is not different from the previously presented concepts. However, there are more details given on the implementation of these functions. [Ref 15:34-35]

The final article of interest by these authors is "Distribution of Programs for a System with Dynamic Architecture." It is important mainly because of its detailed presentation of an algorithm for constructing a program graph. [Ref 12:490-492]

A program graph consists of a series of nodes, connected by execution flow lines. Nodes can be simple or complex and may also be iterative or non-iterative. Simple

nodes have only one exit point for control to pass to the next node. Complex nodes contain some type of decision statement and therefore have more than one exit point. For a complex node, the particular node to which control passes next is determined by some type of decision statement internal to that node. All decision statements are considered control statements. [Ref 12:489]

Iterative nodes are executed some number of times specified by a parameter called Z. Non-iterative nodes are executed only once in the course of execution of that particular program path. [Ref 12:490]

An important part of the algorithm which does not become a part of the graph is the node cross reference table. This is a two column table that is used to keep track of which nodes need to be connected at a later time to other nodes. Column one contains a pointer to the control statements. Column two contains pointers to all of the statements being referenced by the control statement. [Ref 12:490]

The algorithm divides all of the statements in a user's program into five types as follows:

Type 1: A non-control statement that is not referenced by any other statement.

Type 2: A statement referenced by another control statement


Type 3: All control statements except the DO statement

Type 4: The DO statement

Type 5: The DO reference statement or the DO object.[Ref 12:490-492]

This algorithm is illustrated by the flowchart in Figure 2-2. The result of using this algorithm on a program is a flow graph that shows all of the executable program statements and all of the possible execution paths. [Ref 12:491]

Type 1 statements become part of the previous node unless the previous node contains a control statement. If the preceding node is a control statement node, then the type 1 statement in question is made into a new separate node. Consecutive type 1 statements are collected together by the algorithm into a single simple node. [Ref 12:490]



Type 2 statements are the destination of one or more control statements. They automatically become a separate node. If the control node that references the type 2 statement has already been assigned to a node, then the connecting link can be made. However, the information must still be stored in the event that another control statement, that has not yet been encountered, also refers to that statement. If no control statements have been encountered that refer to the type 2 statement in question, then that information is also stored so that the link can be made later. Type 2 statements also form simple nodes.[Ref 12:490]

Type 3 statements are also assigned to a separate node. The node cross reference table is updated to reflect any links that can now be made with statements previously assigned to nodes and also with references to statements not yet assigned to any nodes. Note that a type 3 statement can also be a type 2 statement because it can be the destination of another control statement. Since all type 3 statements automatically become separate nodes anyway, this problem is solved by merely updating the table. Type 3 statements always form complex nodes. [Ref 12:490]

Type 4 statements are handled similar to the other control statements by assigning them to a separate node. The difference is that the nodes containing type 4 statements are simple nodes instead of complex nodes. The statement referenced by the DO statement always follows the DO statement itself so the end of the loop isn't quite as difficult to track. However, it is still necessary to determine if it is also a type 2 statement. Here again, as in type 3 statements, it does not represent a special problem since it is already a separate node. [Ref 12:490-492]

Type 5 statements mark the end of the DO loop and as such are formed into a separate complex node. However, if this statement is the only statement in the range of the do-loop then a separate empty or null node is set up between the nodes formed by the type 4 and the type 5 statements.[Ref 12:490-492]

The algorithm functions by analyzing the executable statements of a user's program. Any comments or data declarations are not analyzed. The flowchart consists of 26 steps, each of which are detailed below.

Step 1 forms the first node from the first executable statement.

Step 2 gets the next executable statement and determines if it is a control statement (type 3 or 4). If the next statement is a control statement, the algorithm goes to step 8. If it is not a control statement, the algorithm goes to step 3.

Step 3 determines if the current statement has been referenced by another statement. If it has not, then it is a type 1 statement and the algorithm goes to Step 4. If it has been referenced previously, then the algorithm goes to Step 18.

Step 4 retrieves the previous statement from the program.

Step 5 analyzes the previous statement to determine if it was a control statement. If the previous statement was a control statement, then the algorithm goes to step 25. If it is not, then the algorithm goes to step 6.

Step 6 includes the current statement into the same node as the previous statement and then passes control to step $7. \,$

Step 7 determines if there are any more statements to be processed. If there are more statements, the algorithm goes back to step 2. If there are no more statements, then the next step is step 26.

Step 8 is reached from step 2 if the current statement is a control statement. Step 8 looks at the current statement to determine if it is a DO statement. If it is a DO statement, the algorithm goes to step 9. If it is not a DO statement, then the algorithm goes to step 18.

Step 9 is reached either from step 8 above or from step 14. Step 9 puts the current statement into a new node and then passes the algorithm to step 10.

Step 10 checks the following statements to see if the reference statement of the DO loop is the same as the last statement in the DO loop range. If it is the same, then an empty node is needed and the algorithm goes to step 13. If it is not the same, then the algorithm goes to step 11.

Step 11 scans the following statements to find the range statement and then passes control to step 12.

Step 12 assigns the range statement found in step 11 to a separate new node. The algorithm then goes to step 14.

Step 13 is reached from step 10 when an empty range node is needed. This step creates the empty node and then goes to step 14.

Step 14 is reached from either step 12 or step 13.

Step 14 looks at the next statement to see if it is also a

DO statement. If it is, then the next step is step 9. If

it is not, then the next step is step 7.

Step 15 is reached from step 20 if the current statement is referenced by a DO statement. Step 15 finds the number of other DO statements that reference the current statement and passes the algorithm to step 16.

Step 16 creates a separate node for each additional DO statement so that each DO loop has a distinct beginning node and ending node. The next step is step 17.

Step 17 connects each of the nodes created in step 16 to the node of its respective DO statement. Step 17 then passes control to step 7.

Step 18 is reached either from step 8 if the current statement is a control statement but not a DO statement (type 3), or from step 3 if the current statement is not a control statement but has been referenced by another statement (type 2). Step 18 creates a new node for the current statement and then passes control to step 19.

Step 19 checks the node cross-reference table to see if the current statement is there. If it is not, then the next step is step 20. If the current statement is in the table, then the next step is step 21.

Step 20 is reached from step 19 or from step 21.

Step 20 checks the current statement to determine if it is referenced by a DO statement. If it is referenced, then the algorithm goes to step 15. If it is not, then the next step is 22.

Step 21 looks up the proper entry in the node cross-reference table and connects the current statement to the node that is referencing it. The next step is 20.

Step 22 connects the current node to all of the other nodes that reference it or to the destinations in the node cross-reference table if the current statement is a control statement. The next step is 23.

Step 23 determines if all of the statements referenced by the current statement have already been assigned to a node. If they have, control goes on to step 7 to get the next statement. If not, then the next step is 24.

Step 24 updates the node cross-reference table by putting one entry in for each unassigned statement. Then the algorithm goes on to step 7.

Step 25 is reached from step 5 to handle the special case of a type 1 statement that is preceded by a control statement. In this case, step 25 sets up a new node for the current statement and then goes on to step 7.

Step 26 is reached from step 7 if all of the statements have been exhausted. Step 26 is simply the end of the algorithm. [Ref 12:491]

Dimond and King

The next article of interest is "A Flexible

Development System for Microprogrammable Microprocessors."

This article describes an expandable system based on

bit-slice technology. This system contains a variable

number (up to sixteen) of Register and Arithmetic Logic

Units (RALUs) and an equal number of Microprogram Control

Units (MCUs). In bit-slice technology, one RALU and one MCU

can be combined to make one microprocessor. However, in

this system, they are not connected together in a dedicated

fashion. The inputs and outputs of each of these devices

are passed through an interface unit that is controlled by a

general purpose host computer.[Ref 1:159-161]

User programs are written in BASIC and compiled in the host computer. The individual operations to be performed by the BASIC program are matched to microprograms that are to be executed in the microprocessors. Each microprogram represents one instruction. The host computer also contains these microprograms in its main memory and feeds them to the MCUs for execution. [Ref 1:162-164]

This system is dynamic in the sense that the host computer selects the RALU and the MCU that are going to execute each microprogram. Since the host computer also contains the microprograms, the instruction sets executed by the microprocessors can vary during execution. [Ref 1:161,164]

Rauscher and Agrawala

"Dynamic Problem-Oriented Redefinition of Computer
Architecture Via Microprogramming" discusses a technique for
architecture redefinition using customized microprograms.
This article establishes execution time and program size as
the performance to be optimized in constructing the
microprograms. The algorithms presented by the article
define procedures for automatically doing the following:

- a) analyzing, at compile time, the intermediate language representation of a program to determine which sections can be made into primitives and represented by a single "machine language" instruction.
- b) generating, at compile time, the microinstructions to interpret these "machine language" instructions.

These algorithms take advantage of the fact that, even for large programs,

- a) instructions generally fall into certain sequences of operations and
- b) small parts of a program account for most of its execution time.[Ref 14:1007-1008]

Each object program is provided with its own set of microcode that is loaded into the control store of the computer just prior to execution. This technique has an obvious shortcoming in a multiprogramming environment as the microcode must be changed at each context switch. However, for programs that consume large amounts of processor time, the use of the processor itself can be greatly optimized. [Ref 14:1007]

Fuchs and Johnson

The article "An Expandable Multiprocessor

Architecture for Video Graphics" proposes a computer

architecture that is optimized for computer processing of

video images. The computer system described is composed of

a central controller and numerous individual processing

units. Each processing unit does all of the processing for a small subset of the total picture area. [Ref 4:64]

This architecture is not dynamically alterable, nor do the processors have a variable word length. However, it does illustrate an application where numerous processors are executing independent calculations for a single application with a time coordinated solution. It also is an architecture that is optimized for the types and quantities of calculations involved in computer image processing. [Ref 4:58-59]

III. Computer Generated Imagery Software

Computer Generated Images

Computer image generation is the process of taking digitized descriptions of objects and creating a visual scene in the proper perspective for display on a CRT screen. The objects to be displayed are terrain features (mountains, valleys), static objects (buildings, bridges), and moving objects (airplanes). Every three dimensional object to be displayed is divided into a finite number of flat surfaces. This means that round objects must be approximated by dividing the curved surface into some number of flat surfaces. Each flat surface is then defined by identifying the endpoints of the lines that describe or define each edge. These lines are called edges and the flat surfaces are known as faces. Any regular rectangular object, such as a building, would be made up of six faces (bottom, top and four sides).

If no other information except the definition of the edges were given, the building would appear hollow and transparent. In other words, the inside walls would be

visible from outside the building. When color information is added to the faces, a dilemma occurs. The walls are now opaque and there is confusion as to which surface is visible. This contradiction is resolved by assigning a priority to each face. The priority is assigned based on the position of the surface with respect to the viewer. A face that is obscured by another face is given a lower priority than the face that is closer to the viewer. Any portion of a high priority surface that lies between the viewpoint and a low priority surface will mask out that portion of the low priority surface.

It is the job of the computer image generation system to take the description of all items in the data base and determine which edges are in the field of view (FOV). The system then calculates the perspective of each visible edge from the viewpoint. This edge is then projected onto the viewing window. If any of the edges extend outside the viewing window, they are clipped off to the edge of the viewing window. Sophisticated image generation systems also perform gradual shading on the flat sides of the curved surfaces to present a more realistic looking curved surface. Other possible enhancements include sun angle effects such as shadows and the application of texture to selected surfaces.

The viewing window is divided up into raster lines and the raster lines are divided up into picture elements. The final step in the image generation process is to convert each surface to its corresponding picture elements and then to define a color for each element.

Scene Generation Software

The scene generation software used in this study is a part of a much larger system of software called the Data Base Development System (DBDS). The flow diagram for the system is shown in Figure 3-1. The purpose of the DBDS is to create, modify and test CGI data bases in a non-real-time manner. It provides the full range of data base creation capabilities allowing all but the final verification to take place independent of the video hardware. Processing can take place interactively, allowing the user to vary parameters and view the results as the data base is being created. Once the data base is tested and verified, it is used in a real-time system for generating dynamic visual scenes.




Figure 3-1: Data Base Development System Diagram

The processing done by the scene generation software in the DBDS is done by hardware in the real-time system. The scene generator software in the DBDS simulates the actual hardware in the real-time system.

The scene generation system is comprised of six different parts, each with a specific function. The functions of each processor is as follows:

Face Compression

Compresses the data describing each face into a format that is more efficient for the remaining calculations

Controller

- 1. Reads input data (Visual Parameter File)
- 2. Reads data base files (Environment File, Priority Data File)
- 3. Reads Fixed data files (color trade, light parameter table, texture map)

Frame 1

- 1. Computes the direction cosine matrices required to relate earth, viewpoint and model coordinate systems. Figure 3-2 illustrates the coordinate set definition
- 2. Computes the constants for the view window (to offset the viewpoint matrices to upper left-hand window corner)
- 3. Computes relative position of the viewpoint to the region.
- 4. Tests each data base region to see if it lies in the field of view (FOV)
- 5. Tests each region in the field of view (FOV) to define the level of detail
- 6. Computes for static data
 - a) relative viewpoint to subregion centroid
 - b) sun vector relative to the subregion
- c) matrix for rotating static subregion data to the view window
- 7. Computes for moving models
 - a) moving model origin
 - b) moving model direction cosine matrix




Figure 3-2: Coordinate Set Definition 48

- c) matrix to rotate moving model data to the view window
- d) sun vector rotated to the moving model coordinate system

Frame 2

- 1. Reduces the scene data to raster line and line element on the display window
- 2. Lists the active faces (for use in determining visual priority from the view point)
- 3. Calculates color and texture data for use in Frame 3

Priority Processor

Generates a list of the priority numbers for each face in the active face list.

Frame 3

- Selects the best edges for each element in the line
- 2. For each element in the line, calculates texture shading coefficients
- 3. Calculates color intensities for each element in the line
- 4. Outputs the line to the video hardware

Appendix A contains a summary of all of the modules arranged alphabetically. For each module, there is a list of all of the modules that it calls and a list of all of the modules that it is called by. In addition, there is an identifier that denotes which of the six major programs contains or calls that particular module. The modules are divided into application modules and system modules. The application modules are those written specifically for a particular application. The system modules are a part of the operating system library and their source code is not available. The system modules are not a part of this analysis other than the reference to them in this appendix.

Appendix B contains a list of all of the application modules with a short description of the function of each.

Each of the six programs in the scene generator software executes independently. The disk files are used for intertask communication and the COMMON areas are used for intratask communication. The first program, called FRAME1, reads its input data from a disk file into COMMON and then performs its functions. When FRAME1 finishes, it writes all of its output data back out to a disk file to be read in by the next process. This procedure is followed by

all of the subsequent processes until at last a scene is output to the video hardware.

Required Data

There are two aspects of the software that are important in this analysis. The first is the characteristics of the variables and data being used in the programs. The second is the characteristics of the code itself.

Characteristics of the Data. For purposes of the following discussion, the term "variable" applies to all memory positions used during execution that do not contain instructions. All of the available information about the variables used by the scene generator software can be found from the storage map at the end of the compiled listings. This information includes the variable type (real, integer or logical) and how much storage is allocated to it (halfword, fullword, double). This measure of length is rougher than what is ideally desired for this analysis because it only gives the size allotted by the compiler. This measure is usually given in halfwords (2 bytes) and

multiples of halfwords and is assigned by the compiler based on information supplied by the programmer. The compiler makes no attempt to minimize the amount of memory required for each variable.

For example, if the FORTRAN compiler allows one full word (4 bytes) for the storage of a variable, that means there are 32 bits available. However, if that variable only assumes values of 1 and 2 during execution then there are many bits that are unused. These unused bits are exactly what is to be avoided by using a variable architecture.

Additional information on the range of values required for each variable could be obtained by printing the value of each variable every time it is changed during execution. This process would require recompiling each module with additional output statements that directed the values of interest to an off-line file. However, recompilation of all modules is not feasible at this time because of the quantity of additional software which would have to be running also. Additional software would be required in order to support all of those functions that lie outside of the scene generator block in Figure 3-1. It is outside the scope of this effort to convert and debug all of this software.

Program Analysis. Each line of code in the software can be classified as either an executable statement or a non-executable statement. The non-executable statements are those which do not generate any machine instructions. There are three general types of non-executable statements.

The first type are comment statements which are completely ignored by the compiler. The second type are used by the compiler to structure and allocate memory. Examples of this type include DATA, COMMON and DIMENSION statements. The third type generate data which requires some memory. An example of this type of statement is a FORMAT statement.

The executing lines of code consist of data manipulation and control type statements. Data manipulation statements include all lines with an arithmetic operation, or which assign a value to a variable, or which perform a test on data. Examples of arithmetic operations are addition (+), subtraction (-), and multiplication (*). A value assignment is made with an equal sign (=). Examples of tests which can be performed on data include Less Than (.LT.) and Greater than or Equal to (.GE.).

Control statements direct the flow of program execution between alternate paths. Control statements can involve decisions as in the case of IF or DO, or they can be unconditional like GOTO or RETURN.

The data required from the analysis of the scene generator software includes the type and quantities of the instructions being executed. This information is used to establish the instruction set of the computer being designed.

Software Analysis

The method used to analyze the code to collect this data is described below.

Task 1: Compile all programs and subroutines.

Compiling each module produces a variable storage map. This map shows the name, size and type of all variables used in that module. This information is used to describe the characteristics of the data that must be handled by the dynamic computer system being designed.

Compiling the modules was not a straightforward task. The modules were originally written to run on a Systems Engineering Laboratory (SEL) computer. Later, they were converted to run on an Interdata computer. Now the source code is once again on a SEL computer. The process of getting them to compile on the current computer system required numerous changes to the source code.

When the programs were written to run on the original SEL computer system, the COMMON data areas were put into INCLUDE files that were combined with the rest of the source code at compile time. However, the Interdata compiler did not support the INCLUDE function. Consequently, when the programs were converted to run on the Interdata computer, a special preprocessor was written to perform the include function. This processor created a temporary intermediate file from the source code and a second file that contained all of the INCLUDE files. This intermediate file was then processed by the regular FORTRAN compiler.

Now that the programs are to be compiled on another SEL computer, it was necessary to write a preprocessor to perform the same function. It was not possible to simply put the common definitions back into INCLUDE files since

some INCLUDE files now had the same names as some of the modules.

The syntax of some of the Interdata FORTRAN statements differs from the syntax of the same statements in the SEL FORTRAN. These statements had to be changed in order to get the modules to compile. These changes were in the following three areas:

- 1. ENDDO. Both Interdata and SEL FORTRAN support the same kinds of DO loops. However, the ENDDO or DO loop termination is different. SEL DO loops all end with an ENDDO or CONTINUE regardless of the type. Interdata FORTRAN DO loops end with a different ENDDO based on the type of DO loop involved. For example, DO FOR ends in ENDDO FOR.
- 2. IF. Interdata IF statements do not require the use of the word THEN following the IF clause. SEL FORTRAN requires the word THEN for proper syntax.
- 3. Hex Data Declarations. Interdata FORTRAN supports three types of hex data declarations, X, Y, and Z depending on the conditions under which the data is used. SEL FORTRAN only supports the X type.

Task 2: Compile a list of all variables and their attributes. The variables used by each module come from four sources. The first source is the local variables that are used only within that module. The second source is the common variables that are shared by other modules and are identified by placing them in a separate area accessible by all of the modules that need them. The third type are temporary variables that are generated by the compiler to hold intermediate results. The fourth source are the constants required for calculations. Only the first two types are of interest here.

The list of variables is constructed with the variable name, the location of the variable, the variable type, the variable size, the variable dimension and the total memory required for storage of all positions of the variable. There may be more than one variable in the list with the same name because different modules can have local variables with the same name with no conflict. Modules can even have local variables with the same name as variables in common as long as that common is not contained in the subject module. The only requirement is that there are not two variables in the same module with the same name.

The location of the variables is given in the list in order to distinguish between variables of the same name. If the variable is in common, the name of that common is given as the location. If the variable is a local variable, the name of the module is given as the location.

The variable type can be integer, real, character or logical. Integer variables in the table are denoted by the letter I in the type column. Likewise, real variables are denoted by R, character by C and logical by L. The variable size is given in increments of bytes. The type and size combinations encountered are as shown in Table 3-1.

Table 3-1: Valid Variable Type and Size Combinations

Type	Size
Integer	2 bytes
Integer	4 bytes
Real	4 bytes
Real	8 bytes
Logical	4 bytes
Character	1 byte

Each variable is identified in the variable storage map at the end of each module's listing as being either a variable or an array. Arrays are identified in this list by the word ARRAY in the usage column. The dimension of each variable is determined from the definition of the variable

in the source code. Two dimensional arrays are converted to a single dimension by multiplying the two dimension values. The total memory required for the storage of each variable is calculated by multiplying the dimension by the size.

Six lists are constructed, one for each of the six main parts of the scene generator software. Each list is compiled by extracting the pertinent information from the variable storage map at the end of each listing. The list for each part of the scene generator software is started with the listing for the main program of that part. Each list is then completed with the variable storage map of all subordinate modules of that part of the scene generator. Each variable in each variable storage map is compared to the variables in the appropriate list. Variables from the subordinate modules are added to that list if:

- 1. they have a different name from all the other variables that are already in the list or
- 2. they have the same name as a variable that is already in the list but are in a different location. The complete tables are given in Appendix C. The data is summarized in Table 3-2 and Table 3-3.

Table 3-2: Summary of Variable Data

Program Name		<u>le</u> Size	Variables	<u>Totals</u> Dimension	Total	<u>Perc</u> Variables	<u>Storage</u>
FACCOM	Integer Integer Real Real TOTAL	2 4 4 8	2 53 1 2 58	14,096 5,191 1 2 19,290	28,192 20,764 4 16 48,976	3.45 91.38 1.72 <u>3.45</u> 100.00	57.56 42.40 0.01 0.03 100.00
FRAME1	Integer Integer Logical Real Real TOTAL	2 4 4 4 8	13 180 16 248 <u>13</u> 470	1,838 3,838 47 4,071 <u>18</u> 9,812	3,676 15,352 188 16,284 144 35,644	2.77 38.30 3.40 52.77 2.77 100.01	10.31 43.07 0.53 45.69 0.40 100.00
FRAME2	Integer Integer Logical Real Real TOTAL	2 4 4 4 8	25 335 38 283 <u>3</u> 684	4,128 18,691 69 11,500 <u>10</u> 34,398	8,256 74,764 276 46,000 80 129,376	3.65 48.98 5.56 41.37 <u>0.44</u> 100.00	6.38 57.79 0.21 35.56 0.06 100.00
FRAME3	Characte Integer Integer Logical Real Real TOTAL	r 1 2 4 4 4 8	8 435 807 14 373 <u>15</u> 1,652	8 54,872 24,318 76 14,002 19 93,295	8 109,744 97,272 304 56,008 152 263,488	0.48 26.33 48.85 0.85 22.58 0.91 100.00	0.00 41.65 36.92 0.12 21.26 0.06 100.01
SCCEN	Integer Integer Logical Real Real TOTAL	2 4 4 4 8	10 129 12 55 <u>2</u> 208	1,963 6,263 43 6,821 <u>8</u> 15,098	3,926 25,052 172 27,284 64 56,498	4.81 62.02 5.77 26.44 0.96 100.00	6.95 44.34 0.30 48.29 0.11 99.99
PRIPRO	Integer Integer Logical Real Real TOTAL	2 4 4 4 8	65 238 1 11 <u>5</u> 320	60,757 7,824 32 1,062 7 69,682	121,514 31,296 128 4,248 <u>56</u> 157,242	20.31 74.38 0.31 3.44 1.56 100.00	77.28 19.90 0.08 2.70 0.04 100.00

Table 3-3: Total Variable Data

Variable		Totals			Percent		
Type	Size	Variables	Dimension	Total	Variables	Storage	
Charact	an 1	0	C	0	0.24	0.00	
Characte	∃I. I	8	. 8	8	0.24	0.00	
Integer	2	550	137 , 654	<i>2</i> 75,308	16.21	39.83	
Integer	4	1 , 742	66,125	<i>2</i> 64,500	51 .3 6	38. <i>2</i> 7	
Logical	4	81	267	1,068	2.39	0.15	
Real	4	971	<i>37</i> ,457	149,828	28.63	21.68	
Real	8	40	64	512	1.18	0.07	
TOTAL		3 , 392	241 , 575	691,224	100.01	100.00	

The data in Table 3-2 is arranged by major program. The first column of the table is the major program name. The second column is the variable type and the variable size in bytes. The next set of columns gives totals for the number of distinct variable names, the sum of all the dimensions of those variables, and the total memory required for storage of those variables.

The last set of columns shows two different pieces of information concerning the relative occurrence of the separate types of variables. The first of these columns shows the percent of occurrences of that type of variable to the total number of distinct variables. It is calculated as the ratio of each value in the Variables column to the total of that column. The second column of this set shows the

percent of memory that type of variable occupies in relation to the total memory for that module.

It is important to note that there is a subtle difference in meaning between the total number of distinct variable names and the total of their dimensions. The first line of Table 3-2 illustrates this point. The program FACCOM contains only two variables that are two byte integers. However, their total dimension is 14,096. Instructions in FACCOM only have to deal with two variables but the total memory requirement for them is over fifty percent of the total memory of that program. This means that the handling of the dimension function, or indexing, is the significant factor in the processing required to manipulate these variables.

Task 3: Itemize instructions by function and variable size. The individual lines of code of each module are analyzed to determine what functions are being performed. This data is used to determine what types of machine instructions would be required in order to perform those functions.

Each operation in an executable statement is categorized according to its function. If data manipulation is involved, then the operations are further broken out according to the size and type of the data involved. The result is a count of the total number of individual operations (integer additions, subtractions, etc.) performed within that module.

A large number of the source statements contained operations involving more than one size or type of variable (mixed mode operations). In order to make the data consistent across each operation, the standard rules for FORTRAN parsing were used. That is:

- 1.) all statements are evaluated from left to right
- 2.) multiplication and division take precedence over addition and subtraction
- 3.) in operations involving two different types of variables (integer, real, etc.) each variable is first converted to the higher order type.

In addition, other assumptions were made in order to simplify the data collection and the resulting design:

- 1. Dimensioned variables were treated like regular variables. That is, unless an arithmetic operation occurred within the index, no special operation was counted. The assumption is that the instructions being designed into the dynamic architecture computer would have the capability to handle variable indexing without any additional overhead. If an arithmetic operation was performed within the index, then that arithmetic operation was counted. For instance, the variable MAP(2,I-7) contains a subtraction operation on a four byte integer variable that would be counted as a separate operation. However, the indexing of the variable MAP would not be counted as an operation.
- 2. Assignment operations are considered to be of the same size and type as the size and type of the variable on the left side of the assignment sign.

The complete data tables are in Appendix D. The data is summarized in Table 3-4, Table 3-5, and Table 3-6.

Table 3-4 contains the total number of occurrences for each operation for each type of variable. The first column contains the symbol or description of the operation being tabulated. The second column contains the number of

Table 3-4: Itemization of Variable Operations Data

Operation	I * 2	%	I*4	%	L	%	R*4	%	R*8	%
+	206	5.19	510	11.21	0	0.00	232	7.85	11	10.19
-	46	1.16	160	3.52	0	0.00	253	8.56	25	23.15
*	39	•98	71	1.56	0	0.00	329	11,14	19	17.59
/	3	0.08	39	0.86	0	0.00	101	3.42	18	16.67
**	0	0.00	2	0.04	0	0.00	30	1.02	8	7.41
=	1599	40.29	2327	51.15	71	13.76	1312	44.41	19	17.59
Arith IF	4	0.10	3	0.07	0	0.00	0	0.00	0	0.00
Logic IF	770	19.40	533	11.72	282	54.65	251	8.50	2	1.85
ELSEIF	59	1.49	34	0.75	4	0.78	13	0.44	2	1.85
.EQ.	622	15.67	322	7.08	0	0.00	38	1.29	0	$0.\infty$
.NE.	325	8.19	124	2.73	0	0.00	15	0.51	0	0.00
.GT.	63	1.59	172	3. 78	0	0.00	91	3.0 8	0	0.00
.LT.	23	0.58	52	1.14	0	0.00	124	4.20	0	0.00
.GE.	20	0.50	26	0.57	0	0.00	56	1.90	0	0.00
.LE.	8	0.20	33	0.73	0	0.00	18	0.61	4	3. 70
.AND.	123	3.10	72	1.58	9	1.74	73	2.47	0	0.00
.OR.	59	1.49	69	1.52	139	26.94	18	0.61	0	0.00
.NOT.	<u>0</u>	0.00	<u>0</u>	0.00	<u>11</u>	<u>2.13</u>	<u>0</u>	0.00	0	0.00
Totals	3969	100.01	4549	100.01	516	100.01	2954	100.00	108	100.00

Table 3-5: Summary of Variable Operations Data

Variable	Total	
Type	Operations	PerCent
I * 2	⁻ 3969	32.81
I * 4	4549	37.61
L	516	4.27
R * 4	2954	24.42
R * 8	108	0.89
Total	12 096	100.00

Table 3-6: Summary of Other Operations Data

Operation GO TO	Quantity 1260
GO TO ASSIGN	4
Computed GO TO	700
DO n	302 450
DO FOR	150
DO FOREVER	1
DO UNTIL	20
DO WHILE	12
LEAVE	2
Procedure Call	716
Subroutine CALL	703
READ	4
WRITE	484
FORMAT	372
SELECT CASE	- · · 5
CASE	18
ASSIGN	47
REWIND	8
RETURN	242
STOP	· -
SIOP	3
Matal	4754
Total	4354

occurrences of each operation that uses two-byte integer variables. The third column gives the percent of occurrences of that operation on two-byte integer variables. This percent figure is calculated based on the total number of two-byte integer operations.

The remaining columns in the table are paired just like column two and column three. Each remaining pair of columns contains the data for four byte integer, logical, four byte real and eight byte real variables respectively.

Table 3-5 contains a summary of the total operations by variable type. It also contains the percent of operations by variable type relative to the total number of operations.

Table 3-6 gives the total number of non-data operations that are contained in the scene generator software. These operations are necessary to the functioning of the software but they do not manipulate any data other than counters or internal variables.

IV. Dynamic Architecture Computer Design

A suitable dynamic architecture computer design could be developed based strictly on the storage requirements of the various types of data used throughout the software. this case, the scene generator software is being used as an example. An analysis of the storage percent column in Table 3-2 suggests assigning a priority to each variable type based on the percentage of its memory requirements. In approximate terms, this means that the two-byte integer variables require about the same amount of memory as the four-byte integer variables. It also means that the four-byte real variables require only about half of the memory space as both of the integer cases. The memory requirements of the other types of variables are all much smaller in comparison. This approach might yield a set of dynamic computer configurations with the following processors:

- 1.) eight byte wide real
- 2.) two 4-byte wide integer
- 3.) two 2-byte wide integer + one 4-byte wide real

A fourth possibility would include logical operations with:

4.) one 4-byte wide integer + one 2-byte wide integer+ one 2-byte wide logical

All of the logical variables declared within the modules are four bytes wide. However, in every instance that they are used, one byte would suffice. Therefore, all of the logical operations could be handled by the two-byte wide integer configuration.

A very small number of character variables exist within the entire system of programs. However, their existence is misleading because there are no character manipulations in the software at all. The character variables in this application are only declared and placed in common for diagnostic and future expansion purposes. Therefore, it is not necessary to consider them in this design.

Even if there had been some instructions that used character variables, the total number of character variables would still be too small to warrant a configuration with a separate processor for character manipulations. Only if

there were a large number of character instructions would a separate processor be practical.

An eight-byte wide processor for real variables is desired in the computer design because of the ease of implementing eight-byte wide floating point instructions in an eight-byte processor. That is, without this wide processor, there would be a significant increase in the number and complexity of individual operations necessary to process the eight-byte wide data. The total number of operations would increase because the complete width of the data would not fit in the processor all at once. The complexity of the operations would increase because it would be necessary to keep track of all of the carry-ins and carry-outs between the operations. However, because of the relatively low number of eight-byte real variables, it would be expected that the computer would spend very little time in this configuration.

The two four-byte wide integer processors in the second configuration are desirable because of the high percentage of four-byte integer variables.

The third configuration is also desirable because it can process twice as many two-byte integer variables as it can four-byte real variables. Since there are twice as many two-byte integer variables as there are four-byte real variables, the third configuration provides a balance between these two variable types. The second and third configurations are also balanced between themselves.

The above design is based on the total storage requirements of all of the types and sizes of variables. does not account for the fact that the relative proportion of the types of variables is different when based on the number of distinct variable names. When the data is analyzed from the point of view of different variables instead of just storage requirements, it is observed that there is a bigger difference in the number of two-byte integer and four-byte integer variables. In fact the number of four-byte integer variables is three times the number of two-byte integer variables. The number of four-byte real variables is still roughly half the number of four-byte integer variables but it is now about twice as many as the two-byte integer variables. This suggests that there might be some benefit in expanding the total width of the dynamic computer architecture to accommodate more four-byte integer processors.

This could be easily accomplished by simply adding one four-byte integer processor to each of the proposed configurations. The result would be as follows:

- 1.) one 8-byte real + one 4-byte integer
- 2.) three 4-byte integer
- 3.) two 2-byte integer + one 4-byte real + one 4-byte integer
- 4.) two 4-byte integer + one 2-byte integer + one 2-byte logical

This design would place at least one four-byte integer processor in every configuration. Since more than half of the variables in the software are four-byte integers, this architecture would permit at least one four-byte integer process to be executing whenever any other process was executing. This would be desirable if the data regarding the number of variables is representative of the type of processing that is required.

So far the design has been based on the types and quantities of data encountered. The number and type of data manipulations (instructions) is not in the same ratio.

Table 4-1 shows a comparison of the percent of occurrences of each type of variable, the percent of memory required for each type of variable, and the percent of occurrence of instructions for each type of variable. This data is repeated from previous tables in Chapter 3. In addition, a relative ranking is given for each percent. This number is merely the rank order of each percent within that column.

Table 4-1: Relative Occurrences by Variable Type

Variable type	Variables	Storage	Instructions
I * 2	16.21 3	39.83 1	32.81 2
I * 4	51.36 1	38.27 2	37.61 1
L	2.39 4	.15 4	4.27 4
R * 4	28,63 2	21.68 3	24.42 3
R * 8	1.18 5	.07 5	. 89 5

Table 4-1 itemizes the analysis techniques employed in this study and summarizes the data gathered by each technique. It is important to note that the three variable types occurring most often are the same regardless of the method of analysis. That is, the logical variables and the eight-byte real variables always occur at a much smaller rate than the other three variable types. Therefore, the data collected supports design number two above.

The second design has a total of 13 processors divided up as follows:

seven 4-byte integer processors three 2-byte integer processors one 2-byte logical processor one 4-byte real processor one 8-byte real processor

The scene generator software is currently executing in a Systems Engineering Laboratory (SEL) 32/70 computer. In order to achieve a gain in execution speed over the SEL computer, the dynamic computer being designed should have at least equivalent capabilities in areas such as the instruction set. The functional classification and number of instructions of the SEL 32/70 computer system is given in Table 4-2. The variable types and the instructions used to implement various software functions are discussed in the following paragraphs.

Integer variables are called fixed point variables in the SEL computer vendor's literature. The SEL computer systems handle four sizes of integer variables. They are byte (1 byte), halfword (2 bytes), word (4 bytes), and doublewords (8 bytes).

Table 4-2: SEL 32/70 Instruction Repertoire

Classifications	Number
Fixed Point Arithmetic	30
Floating Point Arithmetic	8
Boolean	17
Load/Store	29
Bit Manipulation	8
Zero	8 5 13
Shift	13
Interrupt	13
Compare	11
Branch	9
Register Transfer	13
Input/Output	10
Control	16
Hardware Memory Management	4
Writable Control Store	<u>3</u>
Total	189

There are 30 fixed-point arithmetic instructions of which five deal with word operands and five deal with halfword operands. The rest of the fixed point instructions deal with byte operands, doubleword operands, register operands, immediate operands, and the miscellaneous functions called extend sign and round register.

Real variables are referred to as floating point variables by the SEL computer manufacturer. Floating point variables come in two types in this machine. The floating point word variables are four bytes long and the floating point doubleword variables are eight bytes long. The format of the floating point variables is illustrate in Figure 4-1.




Figure 4-1: Format of Floating Point Variables

There are eight floating point instructions in the SEL

32/70. Four of these are for the four-byte real operands

and four are for the eight-byte real operands.

The computer's logical instructions perform the AND function, the OR function, and the exclusive-OR function on bytes, halfwords, words and doublewords. Additional logical instructions are available for performing these functions on registers and masks.

IF statements in the software are implemented in the hardware by performing the necessary arithmetic or logical operations on a temporary work variable and then testing the result for the specified conditions. Instructions are available in the SEL 32/70 computer for doing arithmetic comparisons on all four sizes of variables. Some of the branch instructions have the capability of testing the results of a compare and conditionally branching.

Dynamic Computer Features

Four different configurations were selected at the beginning of this chapter as being the optimum configurations for the dynamic computer architecture. A graphic example of the four configurations is given in Figure 4-2.




Figure 4-2: Possible Configurations

Format of floating point variables. The format of the floating point variables in the dynamic architecture computer are the same as those of the SEL 32/70 computer. That is, there is one bit for sign, seven bits for the exponent value, and either 24 or 56 bits for the mantissa. Figure 4-1 illustrates the format. This method assures that the variables in the dynamic architecture computer will have sufficient accuracy and storage capacity to achieve adequate performance.

Memory structure. The most important feature of the dynamic architecture computer is the memory structure. There are several methods of implementing an efficient memory access but any approach that is selected must efficiently overcome the problems of changing the word length between configurations.

The changing width of the memory causes a problem in two ways. The first is in the area of memory access. The desired objective of each memory fetch should be to retrieve exactly one variable or in the cation regardless of the width of the data being retrieved. If the data were longer than the width of the fetch, then multiple fetches would be needed. If the data were shorter than the width of the

fetch, then only one fetch would be needed but the memory space that was not needed would be wasted space. A memory access mechanism that is able to get the proper number of bits each time it operates is the major benefit to having a variable architecture computer.

The other problem arises when accessing memory to retrieve instructions. If a common instruction format and length are selected so that the instructions for each configuration are the same, then a conflict arises when the working width of the memory changes. If the desired length of the instructions is given to be the length of the shortest variables in memory (16 bits in this case), this length will be found to be insufficient to contain a large enough memory address. If the instruction length is any longer than the shortest variables, then one instruction fetch would require multiple memory accesses.

Obviously there is a conflict between these two requirements. There is the desire to vary the width of memory accesses to make the retrieval of variables efficient. There is also the desire to keep the memory fixed to make the instruction retrieval efficient. Several possible memory structures that provide a partial solution are discussed below.

One possible method would have each memory location the same size as the smallest variable used. This would require multiple memory accesses for most of the variables processed and would not achieve the desired performance.

Another approach would have a separate memory for each size of variable. That is, the 16 bit variables would be stored in a physically different memory than the 32 bit words and the 64 bit words. Whenever the computer architecture is switched from one configuration to another, the memory being accessed would also be switched. This method would make it difficult to have more than one size of variable in the same statement. There would also have to be a mechanism for moving data around between the various memories.

The next method would have a separate memory for data and instructions. Since all instructions would be contained in the same memory, they could all be the same length. However, this approach makes it more difficult to implement any parallel execution paths.

A variation of this method would contain a separate memory for each processing unit in the system. That is, the

64 bit floating point processor would have its own memory and each 32 bit integer processor would have its own memory. This approach would provide for parallel execution paths but there would still be a need for a mechanism for moving data around between the memories.

Another approach would allow different length instructions for each type of processor. This technique would not permit programs and data to be moved around from computer to computer after they were loaded, thus making the system less dynamic. The idea of making the instructions common to all configurations within the computer is called the principle of program universality. The concept of program universality was introduced in the article "Designing LSI Modular Computers and Systems" [Ref 6:9] and was further discussed in the article "Adaptation Properties for Dynamic Architectures" [Ref 13:550].

It is obvious from the above discussion that there is no single solution which will completely satisfy all of the requirements for a dynamic memory structure without having a detrimental effect on some other part of the system.

Therefore, the design of the dynamic computer architecture must be based upon a trade-off of the total system

requirements. The basic requirements for the dynamic system may be summarized as follows:

- 1.) The memory allocated to each variable should be no bigger than what is required to exactly store that variable.
- 2.) The capability should exist for converting variables from any type to any other type and from any size to any other size.
- 3.) All instructions should have a common format and length. There are 18 different arithmetic type operations (Reference Table 3-4) and 20 other operations (Reference Table 3-5) identified in the scene generator software. This means that the operation code of the instructions should have at least six bits. Six bits allows a total of 64 distinct operations. It would actually be desirable to allow even more bits in the operation code field for future inclusion of other instructions. For instance, calls to procedures such as Sine and Cosine would improve efficiency if they were implemented as additional instructions.
- 4.) The memory address portion of each instruction should be sufficient to directly address all variables in

memory. Table 4-3 shows the total number of each size of variable used in the scene generator software along with the number of bits required to directly address that number of variables.

Table 4-3: Summary of Variable Addressing Requirements

Size	Integer	Logical	Real	Total	Bits for
<u>(Bytes)</u>	Variables	<u>Variables</u>	Variables	Variables	Addressing
2	275,308			275,308	19
4	264,500	1,068	149,828	415,396	19
8			512	512	9
				691, 216	20

Twenty bits allows a direct memory address of 1,048,576 variables.

5.) The complete memory space must be large enough to physically contain all of the variables and instructions required for the scene generator software. As shown above, 691,216 different memory locations are required for storage of all of the variables. In addition, there are 12,096 variable operations (Reference Table 3-5) and 4354 other operations (Reference Table 3-6). This represents a total of 16,450 separate instructions which must also be placed in memory.

Instruction format. Instructions for the dynamic computer are the same format and size regardless of the configuration. The instruction length was chosen to be 32 bits long. This length allows 9 bits for an operation code, 20 bits for an address, and 3 bits for a memory bank identifier. This instruction format is illustrated in Figure 4-3. The memory bank identifier field allows the computer currently executing that instruction to perform the required data transfer with any of the six data banks.




Figure 4-3: Instruction Format

All of the arithmetic and control instructions outlined in the tables in the previous discussion are included. In addition, instructions are provided for changing the architecture from its current state into any of the other configurations.

Look ahead carry. Another feature in the dynamic architecture computer is the implementation of a full

look-ahead carry for all of the types of variables that the system can handle. Without this capability, the computer would have to rely on a ripple carry to perform its arithmetic functions.

Figure 4-4 illustrates how the carry in and carry out function is implemented in the dynamic architecture computer. Multiplexers are provided in order to move the carry out bit to either the carry in portion of the next computing section or to the appropriate condition code register.




Figure 4-4: Carry-In/Carry-Out Structure

Final design. The final design of the dynamic architecture computer incorporates all of the features described above. Figure 4-5 illustrates a portion of the final design. This figure shows the interconnection of one processing section and the memory banks. The same direct connection exists between all of the processor sections and all of the memory banks. The operation of the dynamic architecture computer is described in the next section.

Dynamic Computer Operation

Memory in the dynamic computer is structured into six banks of 16-bit words. The bottom portion of each memory is accessed as individual 16-bit words. The middle portion of each memory is accessed as 32-bit words. That is, each 32-bit memory access retrieves one portion of a 32-bit word from one ban' and the other portion of the 32-bit word from the adjacent bank. The top portion of the memory in banks one through four is treated as 64-bit words.

Each memory bank has a Memory Address Register (MAR) and a Memory Data Register (MDR) associated with it. As far




Figure 4-5. Dynamic Architecture Computer

as the individual memory banks are concerned, these registers function in exactly the same manner as the MAR and MDR of an ordinary computer memory unit. That is, each memory bank accesses 16 bits at a time, regardless of the size and configuration of the processor requesting the access. Words that are longer than 16 bits are accessed from the same memory address in adjacent memory banks but not necessarily at the same time. Memory accesses that retrieve different portions of a data word from adjacent memory banks need not occur simultaneously in all of the affected banks. Rather, with this architecture, each memory bank can operate independent of the other banks.

The method for loading and unloading the MAR and MDR as registers differs from an ordinary computer. Instead of having one MAR and one MDR for each processor and memory pair, each memory bank and each processor has a separate set of registers. The MAR of each memory unit is loaded from the MAR of one of the processors or from the Program Counter (PC) of one of the processors. Likewise, the MDR of each memory unit is loaded and unloaded through the MDR of one of the processors or through the Instruction Register (IR) of one of the processors.

Each processing unit is composed of all of the necessary bit slice chips to construct a 16 bit wide processor. Two of these units are combined together to form the 32 bit wide processor when that configuration is called for. Likewise, the hardware from four units are combined to create the 64 bit processor. The connections that determine whether or not a particular unit is a processor by itself or is a part of a larger processor are controlled by individual control units.

Each processor is connected to every memory through a separate data path. This gives each processor the capability to access each memory directly. This direct access capability could have been provided with a data bus which would also facilitate moving data from one memory to another. However, the bus approach would slow down the operational speed of the dynamic computer by forcing all memory transactions to wait for a turn on the bus. The assumption being made with the direct connection approach is that the majority of the variables accessed by a given processor will be contained in a single memory unit. Since there are the same number of memory units as there are processors, each memory may be thought to be most directly associated with a given single processor. If a processor

needs to access a variable in a more distant memory, it can still do so without the time penalty associated with a bussed approach.

Memory access conflicts are handled by having a separate MAR and MDR for each processor as well as each memory. When a particular processor needs to access a particular memory, the multiplexer associated with that processor's MAR first checks to see if the MAR for that memory is empty. An empty MAR signifies that no other processor is using that memory at this time. If the MAR is empty, the processor transfers the memory address contained in its MAR into the MAR of that memory. The memory then proceeds with the transaction by transferring the contents of either the processor's MDR or the contents of the memory's MDR depending on whether a read or a write was requested. If the memory is currently busy with another transaction, this will be signified by a non-empty MAR in the memory. The processor must then wait until the previous transaction is complete before proceeding.

The Program Counter (PC) and the Instruction Register (IR) may also utilize the memory's registers in order to retrieve instructions. The instruction fetch mechanism

follows the same procedure for accessing a memory that the processors follow. Control circuits within the multiplexers remember with which processor or instruction register the memory is currently transacting.

Instruction fetches are implemented by utilizing a 32 bit instruction buffer (IB). Two adjacent processors share a single instruction buffer. This instruction buffer is filled from two adjacent memories whenever an instruction is required by either processor.

Status and condition codes are normally stored in a separate register for each 16-bit processor. However, when two 16-bit processors are configured to act as a single 32-bit processor, the condition codes are passed between the two 16-bit processors and stored in a single condition code register.

The floating point processors are configured such that the exponent portion (the first eight bits) of the floating point variables always occurs in the same eight bits of hardware. When a floating point operation is being performed, these eight bits can be electronically separated from the remaining 24 or 56 bits in order to make the handling of the exponent function easier.

Summary

The dynamic architecture computer can change its configuration to match the processing requirements of the program currently being executed. The design is optimized to execute a specific software package with a minimum of memory access time.

There is sufficient detail in the design to make some timing estimates and to compare these estimates with the execution requirements of a single, serial processor. This analysis is described in the next chapter.

V. Analysis and Conclusions

<u>Analysis</u>

The thrust of this thesis is to present the design of a dynamic architecture computer that will realize a speed improvement over a conventional architecture computer. The design employed has at least two processors available for parallel execution at any time. If the software also has two parallel paths to execute, then it is natural to assume that this computer will now execute the same software in half the time that it would take to execute in a conventional architecture computer. However, there are several factors that must be considered in calculating the dynamic computer execution time.

The first factor is to make an allowance for the switching time for changing the configurations. This point can be resolved by assuming that the time required to switch configurations is at least no greater than the time required to execute any of the other arithmetic or control operations. In the variable architecture computer, the configuration change would take place during one time frame

and then two operations would execute in parallel during the next time frame. In a regular architecture computer, one operation would have been executed during the configuration switch and the other operation would have been executed during next time frame anyway.

The second factor is that it is not necessarily true that there will always be two compatible operations ready to execute. It is possible that the processes that are ready cannot execute in the same configuration given the combination of processors that have been established. In other words, there may not be a four-byte integer operation ready to execute whenever there is an eight-byte real operation executing.

In order to address this problem, it is necessary to know what instructions would occur simultaneously within the code. To do this, it would be necessary to exactly model the program flow for all of the programs in the system in question. Since some of the scene generator programs used as the example are very unstructured, it would be difficult to achieve an accurate program flow graph without extensive rewriting of the code.

Given that an accurate program flow graph is not practical, it is still possible to approximate the speed with which the code might be executed in the variable architecture computer. In order to do this, several more assumptions are required.

First, assume that each identified operation is executed in a single machine instruction. This is a reasonable assumption since the instruction set of the dynamic computer has been designed to provide this capability.

Second, assume that each machine instruction takes exactly the same amount of time. This is a reasonable assumption for all operations except possibly the floating point operations.

Third, it is necessary to assume that the statistical data collected by the analysis discussed above fairly represents the overall operation of the system of programs. Therefore, individual module deviations will average out over the entire system. This also means that the relative percentages of operations of various types will remain the same even though many individual instructions will be executed multiple times.

This final assumption acknowledges the fact that individual modules may have a high number of operations that are of the identical type and size. When this happens, a certain number of those instructions cannot be executed in parallel since not enough processors would exist in any of the configurations. However, modules such as this would still be executable in parallel with another module that has a high number of different type of operation.

Given these assumptions, it is now possible to make the following statements:

- 1. When a configuration is selected to perform operations on a certain type of variable, the other processors in that configuration will have operations available to perform. For example, when configuration number one is selected in order to execute eight-byte real operations, there will also be enough four-byte integer operations ready to execute so that no processing resources are idle.
- 2. The order of operations is not significant. This means that enough operations are available for each

configuration, such that the dynamic computer can remain in that configuration for a relatively long time when compared to the configuration switching time. This makes the configuration switching time insignificant.

The best case analysis can now proceed as follows:

- 1. Select a particular type of variable to operate on
- 2. Select the configuration that will execute that type of operation
- 3. Cycle the dynamic computer enough times in that configuration to execute all required operations on that particular type of variable
- 4. Select a different type of variable and repeat steps 1 through 4.

Table 5-1 summarizes the total number of operations required for each variable type. Table 5-2 summarizes the configurations and the types of operations available in each configuration. Table 5-3 details the results of this analysis performed by selecting first configuration number one, then configuration number two, followed by configuration number three and finally configuration number four.

Table 5-1: Summary of Processors and Operations

Variable	Total	Total
Type	Operations	Processors
I * 2	3969	3
I * 4	4549	7
L	516	1
R * 4	2954	1
R * 8	108	1
TOTAL	12,096	137

Table 5-2: Summary of Configurations and Operations

Configuration 1	Proce Number 1 1	ssors Type eight-byte real four-byte integer
2	3	four-byte integer
3	2 1 1	<pre>two-byte integer four-byte integer four-byte real</pre>
4	2 1 1	<pre>four-byte integer two-byte integer two-byte logical</pre>

Table 5-3: Detailed Execution Analysis

	Total Instruction	I*2	I*4	L	R*4	R*8
Configurati		3969	4549	516	2954	108
1	108	(0	<u>108</u>	0	0	<u>108</u>
	Balance	3969	4441	516	2954	0
4	516	<u>516</u>	<u> 1032</u>	<u>516</u>	<u>0</u>	<u>0</u>
	Balance	3453	3409	0	2954	0
3	2954	5908	2954	0	2954	0
_	Balance	0	455	ō	 0	ృ
2	152	Ō	456	0	0	0
_	Balance	ō		ō	Ō	ō
Total	3730	J	Ŭ	Ü	•	

Selecting configuration number one and then cycling the dynamic computer for 108 operations will execute all of the eight-byte real operations. As can be seen from Table 5-3, this will also execute 108 of the four-byte integer operations. This leaves a balance of 4,441 four-byte integer operations and the rest as they were. The balance for all operations is shown on the next line in the table.

The next configuration selected is number four. This configuration is cycled 516 times in order to execute all of the required logical operations. Also at this time, 516 two-byte integer operations and 1032 four-byte integer operations are executed. The balance of the operations are shown on the next line in the table.

Selecting configuration number three next will execute all of the four-byte real operations. Notice that there is a surplus of two-byte integer operations when this configuration is executed 2,954 times.

Finally, configuration number two will execute the remaining 455 four-byte integer operations. Only 152 machine instruction cycles are required since this configuration has three separate processors for this type of operation.

The total number of dynamic computer instruction cycles required is 3730. The total number of instructions required from a conventional computer is 12,096. Figure 5-1 shows that, given ideal conditions, this dynamic architecture computer can execute the same set of operations in only 31 percent of the time that it would take a conventional computer.

Figure 5-1: Percentage of Execution Time Required by Dynamic Computer

The worst case condition would be the situation where each configuration would execute only one instruction before being forced to change to another configuration. In this case, the total execution time would be approximately twice the time required to execute the same software in a conventional computer.

The actual execution efficiency lies somewhere in between. However, a more accurate estimate of execution efficiency would have to based on a more accurate picture of

what the software actually does while executing. As mentioned earlier, the true execution path can not be known without reorganizing and rewriting some of the example software. Suggestions for how this might be done are discussed in the section on recommended further research.

Conclusions

The design and analysis presented in the previous sections do not deal with any of the current technology of software engineering and program structure. Although it is possible to expand this architecture to fit more general purpose applications, it would require that the compiler be very intelligent. The compiler would have to be smart enough to break any program down into clusters of equal size variables and then place them into the proper memory bank. A lot of research has been done in finding techniques to do this. Some of these techniques are discussed in the articles in the literature review section.

It may also be found that it is necessary to assign a priority on memory transactions by the various processing units. The data accumulated in analyzing this one

particular application suggests that memory accesses from processors other than the one most directly associated with a particular memory should have priority over memory access by the directly associated processor. Instruction accesses should have priority over both.

A single instruction buffer for two processors will probably not be enough in a general purpose dynamic computer. However, in this application a significant number of the operations are on 32 bit data. Since this means that two 16 bit processors will be combined together to create one 32 bit processor, these two processors are not really sharing the instruction buffer at all. The large number of 32 bit operations in this application is enough to justify having a single instruction buffer.

More research is required on dynamic computer architectures. However, in the specific application addressed by this study it has been shown that a significant increase in processing speed can be achieved by using a dynamic computer.

Recommendations for Further Research

The design proposed in this thesis for a dynamic architecture computer was based strictly on the statistical occurrence of various types of variables and instructions. As such, it has several limitations which could be eliminated through further research work. For instance, each operation is counted only once even though it may be executed several times in a loop or in multiple entries into the same subroutine. This is how the instructions would be counted if one copy of all of the programs and subroutines were placed in memory at the same time. However, when the program executes, execution will enter several of the subroutines many times. Since the instructions contained in those subroutines are then executed multiple times, those instructions could be given added weight when it comes to calculating the number of instructions per variable type.

One method of solving this problem using the data collected would be to count the total number of instructions that would be executed if all of the subroutine's CALLs were made. This would require multiplying the numbers for each subroutine by the number of times that subroutine was called. For instance, when a subroutine is called twice

from another program, it is the equivalent of passing through that subroutine's code twice.

Another method of analysis would be to substitute the code from each subroutine directly into the place where that subroutine CALL was made. This procedure would require quite a few variable name replacements as each variable in the CALL statement list could have a different name in the body of the subroutine.

At the same time that the subroutine substitutions were being made, other superfluous code could be eliminated. Lines of code like comment lines, printer output and data declarations would not be executed during real-time so they could be eliminated for the analysis.

An analysis of the inner workings of the scene generator software would make it possible to remove much of the disk input and output. As stated in Chapter Two, the communication between major programs is accomplished by passing data in and out of disk files. It can be seen from the module descriptions in Appendix B that a sizable amount of code exists for the sole purpose of compacting and expanding the data in the disk files. If all

of the main programs were resident in memory at the same time during real-time execution, then most of the disk activity could be eliminated.

The end result of this method would be a continuous stream of FORTRAN code. If the code was structured, this would also facilitate constructing a program flow graph.

A program flow graph is another valid method of analyzing the code. It would have worked in this case if the code had been written in a nice, structured manner. However, in many cases, the code as written is very convoluted and an adequate flow graph can not be constructed without a serious restructuring of the code. The algorithm detailed in Chapter Two provides a convenient methodology for constructing a program flow graph.

Probably the most important and productive task which could be done to continue this study would be to obtain the actual variable sizes. As stated earlier in the discussion, this task was not possible at this time because of all of the additional software that needs to be running in order to collect this data. This additional software is needed in order to supply the scene generator software with the

required scene data in the correct format. However, if this task were possible, it would provide the data to predict more exacting variable sizes.

The next task would be to find the execution path of the instructions. This task would also be simplified if the scene generator software were actually executing. If the scene generator programs were running, it would be possible to follow the execution through conditionals and loops by setting up intermediate output variables at all places in the code were a branch takes place. This information, along with a program flow graph, would provide a better look into the parallelism of the processes.

The third task would be to look at the functioning of the software itself. Since 525 lines must be produced in order to display one scene, there is a possibility that each line could be calculated in parallel. There is also a possibility that each pixel calculation would represent a separate identifiable calculation. Pixel calculations might be optimized by dedicating a separate computer configuration to this purpose.

Also, by analyzing the details of the software, it would be possible to streamline the executable code. This would involve removing all of the intermediate output such as printer output, instructions that calculate the timing of the major programs, and most of the disk input and output. Most of the disk input and output exists because of the way the software passes data between processes. This portion of the disk operations could be removed if all of the processes remained in memory at all times. Some of the disk operations would remain in order for the scene data itself to pass from data base to data base.

Finally, there is no need to restrict the design of the dynamic architecture computer to a few simple configurations. There are many more possible combinations that could be constructed using the same amount of hardware. These combinations should be further optimized with the additional data collected in the foregoing suggested steps.

It is also not necessary to limit the design of the dynamic architecture computer to a small set of hardware with a small set of configurations. Given a good program flow graph and adequate data on the size of all variables

involved, an architecture could be designed that would be as wide as necessary to execute all possible parallel paths.

It is probable that the number of configurations that would be needed would still be limited.

References

- 1. Dimond, K. R., and A. J. King. "A Flexible Development System for Microprogrammable Microprocessors,"

 International Journal of Electrical Engineering
 Education, April 1979, pp. 156-165.
- 2. Estrin, Gerald. "Organization of Computer Systems: The Fixed Plus Variable Structure Computer," Proceedings of the Western Joint Computer Conference, 1960, pp. 33-40.
- 3. Estrin, Gerald, B. Bussell, R. Turn, J. Bibb. "Parallel Processing in a Restructable Computer System," <u>IEEE Transactions on Electronic Computers</u>, Vol. EC-12, pp. 747-755, 1963.
- 4. Fuchs, Henry, and Brian W. Johnson. "An Expandable Multiprocessor Architecture For Video Graphics," The Sixth Annual Symposium On Computer Architecture. New York: IEEE, 1979, pp.58-67.
- 5. Kartashev, Steven I., and Svetlana P. Kartashev. "A Powerful LSI Metacomputer System With Dynamic Architecture For Simulation Of Complex Problems,"

 Modeling And Simulation Annual Pittsburgh Conference Proceedings. Pittsburgh: ISA, 1977, pp. 483-488.
- 6. Kartashev, Steven I., and Svetlana P. Kartashev.
 "Designing LSI Modular Computers And Systems,"
 Proceedings Of The International Symposium On Mini And
 Micro Computing. New York: IEEE, November 1978, PP.
 1-9.
- 7. Kartashev, Steven I., and Svetlana P. Kartashev. "Dynamic Architectures: Problems And Solutions," Computer, July 1978, pp. 26-40.
- 8. Kartashev, Steven I., and Svetlana P. Kartashev. "LSI Moduler Computers, Systems, And Networks," Computer, July 1978, pp. 7-15.
- 9. Kartashev, Steven I., and Svetlana P. Kartashev.
 "Software Problems For Dynamic Architectures: Adaptive Assignment Of Hardware Resources," <u>IEEE Computer</u>
 Society International Computer Software And Application Conference. New York: IEEE, 1978, pp. 775-780.

- 10. Kartashev, Steven I., and Svetlana P. Kartashev.

 "Adaptable Pipeline System With Dynamic Architecture,"

 Proceedings Of 1979 International Conference On Parallel

 Processing. New York: IEEE, 1979, pp. 222-230.
- 11. Kartashev, Steven I., and Svetlana P. Kartashev. "A Multicomputer System With Dynamic Architecture," IEEE Transactions On Computers, October 1979, pp. 704-721.
- 12. Kartashev, Steven I., and Svetlana P. Kartashev.
 "Distribution Of Programs For A System With Dynamic Architecture," <u>IEEE Transactions On Computers</u>, June 1982, pp. 488-514.
- 13. Kartashev, Steven I., and Svetlana P. Kartashev.

 "Adaptation Properties For Dynamic Architectures,"

 AFIPS National Computer Conference Proceedings.

 Montvale: AFIPS Press, 1979, pp. 543-556.
- 14. Rauscher, Tomlinson G., and Ashok K. Agrawala. "Dynamic Problem-Oriented Redefinition Of Computer Architecture Via Microprogramming," <u>IEEE Transactions On Computing</u>, November 1978, pp. 1006-1014.
- 15. Vick, Charles R.,. Steven I. Kartashev, and Svetlana P. Kartashev. "Adaptable Architectures For Supersystems," Computer, November 1980, pp. 30-35.
- 16. Computer Program Product Specification, Mathematical Model for Scene Generation System CPCI Volume III, 20 Sept 1979, Contract F33657-78-C-0421.

Bibliography

- 1. Kartashev, Steven I., and Svetlana P. Kartashev.
 "Evolution In Dynamic Architectures," Microprocessors
 And Microsystems, July-August 1979, pp. 249-250.
- 2. Wileden, Jack C. "An Introduction To the Modeling of Parallel Systems With Dynamic Structure," Proceedings of 1979 International Conference On Parallel Processing, New York: IEEE, 1979, pp. 65-73.
- 3. White, Donnamaie E. <u>Bit-Slice Design: Controllers and ALUs</u>, New York: Garland STPM Press, 1981.
- 4. Myers, Glenford J. <u>Digital System Design With LSI</u>
 <u>Bit-Slice Logic</u>, New York: John Wiley and Sons, Inc.,
 1980.
- 5. Mick, John, and James Brick. <u>Bit-Slice Microprocessor</u> <u>Design</u>, New York: McGraw-Hill, 1980.
- 6. ---. The Am2900 Family Data Book, Sunnyvale CA: Advanced Micro Devices, 1979.

Appendix A

Module Calling Summary

1	Module AREA1	Calls	Called By LR2, SINGS, TB2	Main Program FRAME3
2	AREA2	COLOR	LR2,SINGS,TB2	FRAME3
3	AREA3	COLOR	TB2	FRAME3
4	AREA4	COLOR	LR2	FRAME3
5 6 7	ARECAL AREMOD CMNOUT	COLOR	PTLGEN PTLGEN SCGEN	FRAME3 FRAME3 SCGEN
8	COL	PUTCLR PUTSET CPBLND CPFADE	FACPRO, PTCAL	FRAME2
9	COLOR	CPLITE	AREA1, AREA2, AREA3, AREA4,	FRAME3
11 12	CPBLND CPFADE CPLITE CSDEF CXMAP		LR2, SINGS, TB2 COL COL PARSEL FRAME3	FRAME2 FRAME2 FRAME2 FRAME3 FRAME3
		CLOSE PUT PUTCLR PUTSET REED SETFIL SETRD		
15 16	DECODE DLCAL	REED2 SETRD2	PRIRSV FACPRO	FRAME3 FRAME2
17	DRCTRY	VTP EXIT IPUT REED SETRD	SCGEN	SCGEN

Module 18 EDGCAL	Calls	Called By FACPRO	Main Program FRAME2
	EXIT FEP NEWED REED2 SETRD2 VTP		
19 EDGGEN	CLOSE PUT PUTSET SETFIL	FRAME3	FRAME3
20 EDGORD	BCLR BSET MODIFY MODRD MODSET ORDER PUTCLR REED SETRD	FRAME3	FRAME3
21 EDWOUT	PUT2	FRAME2, NEWED, NEWPL	FRAME2
22 ERRRPT	1012	MDCLR2, MODCLR, MODFY2, MODIS MODRD, MODSET, MODST2, PTCLR PUT, PUT2, PUTCLR, REED, REED2, SETRD, SETRD2	
23 FACCOM	EXIT MODIFY MODRD MODSET SETFIL TIME		FACCOM
24 FACOUT	PUT2	FACPRO	FRAME2
25 FACPRO	BSET COL DLCAL EDGCAL EXIT FACOUT FMOD MAPNDX PTCAL REED2 SETRD2 VTP	FRAME2	FRAME2

Module 26 FADCMP 27 FEP 28 FMOD 29 FRAME1	<u>Calls</u>	Called By FRAME1 EDGCAL,PTCAL FACPRO	Main Program FRAME1 FRAME2 FRAME2 FRAME1
Zy I Kansi	CLOSE FADCMP LNGLAT LOD MMFAD MODCLR MODIFY MODSET MOVE MULT PUTCLR PUTSET REED ROTMAT SETFIL SETRD TIME TMULT TRANS TTMUL TVEC		
Z○ CDAME?	VEC VTP WINDOW		FRAME2
30 FRAME2	CLOSE EDWOUT FACPRO HDROUT INIT2 LSTOUT MULT PTCLR2 PUT2 REED2 SETRD2 TIME TVEC UPDATE VTP		

31	Module FRAME3	Calls	Called By	Main Program FRAME3
	2	CXMAP EDGGEN EDGGEN EDGORD EXIT INIT3 ORDER PATPRO PRIRSV PTLGEN PTLSET RSTPED RSTPLT STPED STPLT TIME VIDOUT VIDPRO WNDDMP		
32	HDROUT	PUT2	FRAME2	FRAME2
33	INIT2	CLOSE PUTST2	FRAME2	FRAME2
34	INIT3	REED2 SETFIL SETRD2 CLOSE RAMSET	FRAME3	FRAME3
		REED SETFIL SETRD		
35	INPUT	REED SETRD	SCGEN	SCGEN
	LNGLAT LOD	EXIT	FRAME1 FRAME1	FRAME1 FRAME1
38	LR2	AREA1 AREA2 AREA4 COLOR	PARSEL T - Internal	FRAME3
39	LSTOUT	PUT2	FRAME2	FRAME2
-	MAPNDX MDCLR2	ERRRPT EXIT SYSIO	FACPRO UPDATE	FRAME2 FRAME2

•	Module MMFAD MODCLR	Calls	Called By FRAME1 FRAME1	Main Program FRAME1 FRAME1
47	HODOLK	ERRRPT EXIT SYSIO	FRANLI	2 1121122 1
44	MODCNT	PPCNT PPSORT	PPFPL	PRIPRO
45	MODFY2	ERRRPT EXIT SYSIO	UPDATE	FRAME2
46	MODIFY	ERRRPT EXIT SYSIO	EDGORD, FRAME1, PATPRO	FRAME1 FRAME3 FACCOM
47	MODRD	ERRRPT EXIT	EDGORD, PATPRO	FRAME3 FACCOM
48	MODSET	SYSIO ERRRPT EXIT	EDGORD, FRAME1, PATPRO	FRAME1 FRAME3 FACCOM
49	MODST2	SYSIO ERRRPT EXIT	UPDATE	FRAME2
50	MODULA	SYSIO	PRIRSV	FRAME3
_	MOVE		FRAME1	FRAME1 FRAME1
24	MULT		FRAME1, FRAME2	FRAME2
53	NEWBLK	PPCNT RDBLK	PPFPL	PRIPRO
54	NEWED	BSET EDWOUT	EDGCAL	FRAME2
55	NEWPL	EDWOUT	PTCAL	FRAME2
_	NSEDGR NSOUT	PUT	PRIRSV NSRSLV	FRAME3 FRAME3
		PUTSET SETFIL		
58	NSRSLV	NSOUT	PRIRSV	FRAME3
	ORDER OVERID		ETABLE - Internal EDGORD, FRAME3 PARSEL	FRAME3 FRAME3

Module 61 PARSEL	Calls	Called By PRIRSV	Main Program FRAME3
CO DAMBDO	CSDEF LR2 OVERID SINGS TB2	DD AMEZ	DD AME Z
62 PATPRO	CLOSE MODIFY MODRD MODSET PRDMP PUTCLR	FRAME3	FRAME3
63 PPCNT 64 PPFPL		MODCNT, NEWBLK PRIPRO	PRIPRO PRIPRO
04 11112	MODCNT NEWBLK		
65 PPINP	CLOSE REED SETFIL SETRD	PRIPRO	PRIPRO
66 PPLIST 67 PPMSG		PRIPRO PRIPRO	PRIPRO PRIPRO
68 PPSORT 69 PPUOL		MODCNT, PPUOL PRIPRO	PRIPRO PRIPRO
70 PRAPLU	PPSORT	PRIRSV	FRAME3
71 PRAREA 72 PRAUPD		PRIRSV PRELOD	FRAME3 FRAME3
73 PRCLR 74 PRDMP		PRIRSV PATPRO	FRAME3 FRAME3
75 PREDGR 76 PREEFS		PRIRSV PRELOD	FRAME3 FRAME3
77 PRELOD	DD 411DD	PRIRSV	FRAME3
	PRAUPD PREEFS PRNEFS PRNXTO PRSTOR		
78 PREPD 79 PRESEL		PRIRSV PRIRSV	FRAME3 FRAME3
80 PRFBKU 81 PRINIT		PRIRSV PRIRSV	FRAME3 FRAME3
82 PRIPRO	CLOSE		PRIPRO
	EXIT PPFPL PPINP PPLIST PPMSG PPUOL		
	TIME WRTFPL		

83	Module PRIRSV	Calls	Called By FRAME3	Main Program FRAME3
		CLOSE DECODE MODULA NSEDGR NSRSLV PARSEL PRAPLU PRAREA PRCLR PREDGP PREDOD PREPD PRESEL PRFBKU PRINIT PROUT PROUT PRTPLU PRVIS SELDMP		
	PRNEFS PRNXTO		PRELOD PRELOD	FRAME3 FRAME3
	PROUT	PUT	PRIRSV	FRAME3
		PUTSET SETFIL		
•	PRSTOR PRTPLU		PRELOD PRIRSV	FRAME3 FRAME3
	PRVIS	CLEARTRAI	NSITIONLIST - Internal PRIRSV	FRAME3
	PTCAL	COL	FACPRO	FRAME2
		FEP NEWPL REED2 SETRD2 VTP		
91	PTCLR2	ERRRPT EXIT SYSIO	FRAME2	FRAME2
92	PTLGEN	ARECAL	FRAME3	FRAME3
0.7	DMI OZM	AREMOD CLOSE PUTCLR SAVELT	DD AMD 7	
93	PTLSIT	CLOSE PUT PUTSET SETFIL	FRAME3	FRAME3

94	Module PUT	Calls	Called By Main Main CMNOUT, CXMAP, EDGGEN, FRAME1,	Program FRAME1
74		ERRRPT EXIT SYSIO	NSOUT, PROUT, PTLSIT, SAVELT, WRTFPL	FRAME3 PRIPRO SCGEN
95	PUT2	ERRRPT EXIT SYSIO	EDWOUT, FACOUT, FRAME2, HDROUT, LSTOUT	FRAME2
96	PUTCLR	ERRRPT EXIT	CMNOUT, CXMAP, EDGORD, FRAME1, PATPRO, PTLGEN, WRTFPL	FRAME1 FRAME3 PRIPRO SCGEN
97	PUTSET	SYSIO	CMNOUT, CXMAP, EDGGEN, FRAME1, NSOUT, PROUT, PTLSIT, SAVELT, WRTFPL	FRAME1 FRAME3 PRIPRO SCGEN
	PUTST2 RAMOUT	EXIT	INIT2 VIDOUT	FRAME2 FRAME3
100	RAMSET	IOERR SYSIO	INIT3	FRAME3
100	RANGEI	EXIT IOERR SYSIO	INII)	FRAMES
101	RDBLK	REED SETFIL SETRD	NEWBLK	PRIPRO
102	REED	ERRRPT EXIT	CXMAP, DRCTRY, EDGORD, FRAME1, INIT3, INPUT, PPINP, RDBLK, RSTPED, RSTPLT, STPED, STPLT,	FRAME1 FRAME3 PRIPRO
103	REED2	SYSIO ERRRPT EXIT	TSTXMD, VPAINC, VPLTC, WNDDMP DLCAL, EDGCAL, FACPRO, FRAME2, INIT2, PTCAL	SCGEN FRAME2
-	ROTMAT RSTPED	CLOSE	FRAME1 FRAME3	FRAME1 FRAME3
106	RSTPLT	REED CLOSE REED	FRAME3	FRAME3
107	SAVELT	PUT PUTSET SETFIL	PTLGEN	FRAME3

Module 108 SCGEN	Calls	<u>Called By</u>	Main	Program SCGEN
TOO SOULK	CLOSE CMNOUT DRCTRY INPUT SETFIL TIME			
109 SELDMP 110 SETFIL	EXIT OPENW	PRIRSV CXMAP, EDGGEN, FACCOM, FRAME INIT2, INIT3, NSOUT, PPINP, PROUT, PTLSIT, SAVELT, SCGEN STPED, STPLT, UPDATE, VPAINC VPLTC, WNDDMP, WRTFPL	,	FRAME3 FRAME2 FRAME3 PRIPRO SCGEN FACCOM
111 SETRD	ERRRPT EXIT SYSIO	CXMAP, DRCTRY, EDGORD, FRAME INIT3, INPUT, PPINP, RDBLK, STPED, STPLT, TSTXMD, VPAINC VPLTC, WNDDMP		FRAME1 FRAME3 PRIPRO SCGEN
112 SETRD2	ERRRPT EXIT SYSIO	DLCAL, EDGCAL, FACPRO, FRAME INIT2, PTCAL	2,	FRAME2
113 SINGS	AREA1 AREA2 COLOR	PARSEL T - Internal		FRAME3
114 STPED	CLOSE REED SETFIL SETRD	FRAME3		FRAME3
115 STPLT	CLOSE REED SETFIL SETRD	FRAME3		FRAME3
116 TB2	AREA1 AREA2 AREA3 COLOR	PARSEL T - Internal		FRAME3
117 TMULT 118 TRANS 119 TSBNST 120 TSBSNO	TSBNST	FRAME1 FRAME1 TSBSNO TSESP		FRAME1 FRAME3 FRAME3
121 TSDBN		TSESP		FRAME3

	Module TSEA TSEDA	Calls	Called By TSEDA TSESP	Main F	Program FRAME3 FRAME3
125	TSEDGR TSEMOV TSESP	TSEA	TSESP, TSINIT TSESP VPTEX		FRAME3 FRAME3 FRAME3
		TSBSNO TSDBN TSEDA TSEDGR TSEMOV TSLODS TSMUX TSPINC TSSHAD TSTXMD			
127	TSINIT	TSEDGR	VPTEX		FRAME3
	TSLOD TSLODS	TSLOD	TSLODS TSESP		FRAME3 FRAME3
131 132	TSMUX TSPINC TSSHAD TSTXMD		TSESP TSESP TSESP TSESP		FRAME3 FRAME3 FRAME3 FRAME3
	TTMUL TVEC		InternalInternal calls REED and FRAME1FRAME1, FRAME2	SETRD	FRAME1 FRAME1 FRAME2
136	UPDATE	CLOSE MDCLR2 MODFY2 MODST2 SETFIL	FRAME2		FRAME2
137 138	VEC VIDOUT		FRAME1 FRAME3		FRAME1 FRAME3
139	VIDPRO	RAMOUT	FRAME3		FRAME3
		CLOSE VPAINC VPCFC VPFADE VPIFLD VPILN VPLNDL VPLTC VPMLF VPSIMP VPTEX			

140	Module VPAINC	<u>Calls</u>	Called By VIDPRO	Main Program FRAME3
140	VI	REED SETFIL SETRD		
•	VPCFC VPFADE		VIDPRO VIDPRO	FRAME3 FRAME3
143	VPIFLD		VIDPRO	FRAME3
145	VPILN VPLNDL		VIDPRO VIDPRO	FRAME3 FRAME3
146	VPLTC	CLOSE	VIDPRO	FRAME3
		REED SETFIL SETRD		
	VPMLF		VIDPRO	FRAME3
•	VPSIMP VPTEX		VIDPRO VIDPRO	FRAME3 FRAME3
		TSESP TSINIT		
150	VTP		DLCAL, EDGCAL, FACPRO, FRAME FRAME2, PTCAL	1, FRAME1 FRAME2
-	WINDOW		FRAME1	FRAME1
152	WNDDMP	REED SETFIL SETRD	FRAME3	FRAME3
153	WRTFPL		PRIPRO	PRIPRO
		PUT PUTCLR PUTSET SETFIL		

System Modules

Name	<u>Called</u> <u>By</u>
BCLR	EDGORD
BSET	EDGORD, FACPRO, NEWED
CLOSE	CXMAP, EDGGEN, FRAME1, FRAME2, INIT2, INIT3, PATPRO, PPINP, PRIPRO, PRIRSV, PTLGEN, PTLSET, RSTPED, RSTPLT, SCGEN, STPED, STPLT, UPDATE, VIDPRO, VPLTC

Name	Called	Ву
		_

EXIT DRCTRY, EDGCAL, FACCOM, FACPRO,

FRAME3, LOD, MDCLR2, MODCLR, MODFY2, MODIFY, MODRD, MODSET, MODST2, PRIPRO, PTCLR2, PUT, PUT2, PUTCLR, RAMOUT, RAMSET, REED, REED2, SETFIL, SETRD,

SETRD2

IOERR RAMOUT, RAMSET

IPUT DRCTRY

OPENW SETFIL

SYSIO MDCLR2, MODCLR, MODFY2, MODIFY,

MODRD, MODSET, MODST2, PTCLR2,

PUT, PUT2, PUTCLR, RAMOUT, RAMSET, REED, REED2, SETRD,

SETRD2

TIME FACCOM, FRAME1, FRAME2, FRAME3,

PRIPRO, SCGEN

Appendix B
Module Descriptions

1	Module AREA1	Description generates the scene object areas for area 1 specified by the edge parameter tables included in the subfunctions SINGS, TB2, and LR2.
2	AREA2	generates the scene object areas for area 2 specified by the edge parameter tables included in the subfunctions SINGS, TB2, and LR2.
3	AREA3	generates the scene object areas specified by the edge parameters in the two-edge top/bottom case.
4	AREA4	generates the scene object areas for area 4 specified in subfunction LR2.
5	ARECAL	calculates areas subtended by a point source for
6	AREMOD	a given raster line. modifies the light source area by comparing two point lights within that area.
7	CMNOUT	creates a disk file that contains the intermodule COMMON data. This data file serves as the intermodule data link between all the modules of the Scene Generator. The PUT submodule is the primary means of dumping the COMMON's out to disk.
8	COL	processes, per entry, one face or light. For normal faces, it builds and modifies for sun illumination; for light faces, it modifies color by brightness; for point lights, it calculates fading range; and it stores results in modified color memory.
9	COLOR	generates the color intensity arameters
10	CPBLND	specified by the case parameter tables. integrates into a face either sky, ground, haze or the next indicated face. Once done, this module will then modify the brightness of the
11	CPFADE	face according to the sun illumination. calculates the fading coefficient depending upon range and the fading determinate. It also returns arguments for full fading and for no
12	CPLITE	fading. determines brightness, color, and size for point lights using light parameter constants, the
13	CSDEF	light extinguishing curve and range. identifies the conditions which determine two-edge case numbers and sets an indicator to
14	CXMAP	the code representing the extant conditions. constructs a table in which the number of edge vertices on each raster line are recorded and the number of point source boundaries that start and stop on each raster line are recorded.

Modul 15 DECOL	E examines the face characteristics and edge flags
	of the four edges in the edge load store to decode the case types.
16 DLCAL	
	universal features file; reads data from disk
	using SETRD2 and REED2; checks for visibility of light.
17 DRCTF	orders the Environment Data Blocks (EDB's) that make up the Environment Data Base; pull all of the data out of the EDB's that will be used by the Frame I Module. A directory of pointers is constructed; each pointer is the actual record number of an EDB in the data base. The result is an ordered list of pointers that organize the EDB's by coarse region centroid, and by level of detail within each coarse region. The number of 12' x 12' regions in the data base, along with their centroids and their coordinate set
18 EDGC	
	universal data, inputs correct data, rotates vertices as necessary, sets up appropriate variables, processes face edges, builds edges of lights, and stores data through NEWED submodule.
19 EDGGE	
20 EDGOF	RD processes an ordered list of edge left
	intercepts to obtain a list of relative face numbers, and from that list, a list of relative priority numbers for the faces in the scene.
21 EDWOU	JT counts the number of edges in the face and the number of lights, supplies the proper headings, and, using submodule PUT2, puts data into files corresponding to disk sector size.
22 ERRRE	
23 FACCO	OM compresses face list.
24 FACOL	JT determines face type, modifies terrain face based upon priority range, calculates feature numbers for universal objects, and calculates relative face number and writes the record into the active face list.
25 FACPE	

	Madula	Doganistics
26	Module FADCMP	Description
20	FADCMP	calculates the Frame II and Frame III fading and
		horizon coefficients to be used in sky, ground
27	ממח	and haze color processing. tests to determine if the mode is point light or
21	FEP	
		face. If face it then tests for minimum size
		light face. If it is minimum size light or
		point light, a test is made to determine if the
		light is visible in channel is tested. If not
		minimum size light face or point light, the vertices are checked to determine if any
		boundaries have been crossed, and if so, the vertices are replaced and tested. Then it tests
		for a possible pseudo edge and defines it if
20	FMOD	necessary.
20	FFIOD	computes the pattern/shading coefficients for Frame III by computing the view point vector,
		rotating face vectors as needed, retrieving the
		appropriate texture/shading data and determining
		texture coefficients.
20	FRAME1	calculates the rotation matrices needed by other
27	TRAPID	modules, performs region channel assignment on
		environment data provided by the Scene Generator
		Controller Module, and calculates fading and
		horizon coefficients for fading; performs the
		executive function of controlling the other
		submodules within the task FRAME1.
30	FRAME2	initializes, reads subregion data and processes
, ,		clusters, faces and universal features and
		updates the intermodule COMMON data file for use
		by future modules; performs the executive
		function of controlling the other submodules
		within the task FRAME2.
31	FRAME3	calls the subfunctions that constitute the color
	-	intensity calculations in the required sequence;
		performs the executive function of controlling
		the other submodules within the task FRAME3.
32	HDROUT	generates and then writes the header to the
		active face list. The header will be comprised
		of the BLOCK#, BLOCK TYPE, VP VECTOR, and the
		BLOCK SCALING FACTOR.
33	INIT2	initializes files, builds logical unit table to
		match with other input/output submodules, reads
		in COMMONS, opens all Frame II files and
 .		initializes the test green color table.
34	INIT3	clears appropriate COMMON areas, opens the
		necessary input files stored on disk and reads
		selected input data.

35	Module INPUT	Description reads three data files needed by the Scene Generator Modules: the Visual Parameter file, the Environment Data Base Header file and the Color/Light Parameter file. These files are used to build the intermodule COMMON's that provide other modules with necessary data. Using the REED submodule, actual disk accesses are transparent to the INPUT submodule, allowing data to be taken from the disk files in smaller
36	LNGLAT	blocks only as needed. creates a nadir to geocentric rotation matrix based on longitude and latitude and converts the viewpoint from longitude, latitude. and altitude
37	LOD	to feet from the earth's center. selects data blocks to be processed based on level of detail and coarse region.
38	LR2	processes two-edge left/right cases as decoded by subfunction DECODE. Processing will be of edge set parameters.
39	LSTOUT	writes a last face record to the active face list.
40	MAPNDX	calculates the proper index into the AMAP and NAMAP arrays, based upon face number.
41	MDCLR2	is the third part of a three part group that modifies the data in a disk file. This part closes out those buffers and files that the
42	MMFAD	first two parts may have used. calculates the 3-D fading coefficients and colors for all moving models in the data base.
43	MODCLR	closes out the buffers and files that have been modified by submodule MODIFY.
44	MODCNT	computes the model/object count for 3-D face group; generates a list of model numbers in ascending order and computes object counts for each model in the group.
45	MODFY2	second of a three part group to modify data in a disk file. From the information set up by MODST2 (index, absolute address, record number and the data in the record), this submodule will modify, clean up data, store in as many buffers as needed, and then write them to the correct data disk file.
46	MODIFY	modifies a data file by reading in a buffer of data, modifying it, and writing it back out to
47	MODRD	the disk at its originally read location. performs the necessary calculations to determine how much data to be modified should be moved from the I/O buffer to the buffer used to modify the data.

48	Module MODSET	Description modifies disk resident data in the same way main memory resident data is modified.
49	MODST2	is the first of a three-part group of modules that will modify data in a disk file. This module checks for index out of bounds, determines absolute address, gets the record number, reads the file and stores it for MODFY2.
50	MODULA	sets the modulation and fading select codes for each of the three colors in the visible edge data set.
-	MOVE MULT	moves one matrix into another. multiplies two matrices and returns the result
53	NEWBLK	in a third matrix. initializes pointer variables and reads in a new priority data block when the active block number is changed; determines the model counts for all the models in the block.
54	NEWED	determines model number, object number, terrain face flags, computes edge control word, puts it into temporary buffer, and arranges data to fit temporary active face list.
55	NEWPL	adds a new point light to the appropriate edge data word and updates necessary control files.
56	NSEDGR	moves an edge data set from common areas GEN and EDREL to common area NSEDGE.
57	NSOUT	moves data from common area NSTABL to common area PRVP.
58	NSRSLV	receives edges one at a time from NSEDGR and
59	ORDER	puts them in a table based on priority-right. generates a list by ordering incoming values in
60	OVERID	ascending order. overrides the case type results from the DECODE subfunction when valid edge, collapsed edge, and certain flag conditions are met.
61	PARSEL	controls the overall selection process of choosing edge parameters.
62	PATPRO	calculates delta I - JN dependent coefficients for output to the video processor.
63	PPCNT	processes separation plane data and generates
64	PPFPL	the counts for a specified group. assigns the absolute face priority numbers based on data from the active face list, active model list, used model/overlay numbers list, the
65	PPINP	priority data memory and the universal objects relative priority list. interfaces between data as stored on disk and as needed by the FRAME2 and FRAME3 submodules through the priority processor submodules; saves priority information for universal features.

66	Module PPLIST	Description creates various lists by cycling through the active face list and recording the appropriate information; generates the highest priority
	PPMSG PPSORT	count for faces at given terrain face values. displays a specified error message. generates an ordered list of keys so that the
69	PPUOL	corresponding values are in ascending order. creates the universal objects relative priority list used in assigning absolute priority numbers in submodule PPFPL.
70	PRAPLU	updates the next active priority list based on the next ordered edge data for the current raster line.
71	PRAREA	calculates the area in the raster line element to the right of the edge whose J-left intercept intersects a top or bottom boundary of the element.
72	PRAUPD	updates the element area calculation for each valid edge in the edge load store.
	PRCLR PRDMP	clears the memory pointers and flags. writes out the data from designated common areas
75	PREDGR	generated in FRAME II. dissects the edge flag word and stores the unpacked flags and data in individual data words
76	PREEFS	contained in common area PREDGR. processes edges tagged as an equal edge by the edge selection.
77	PRELOD	cycles through the top two priority level of edges in the edge select memory.
78	PREPD	determines the two or three highest priority levels extant in the active and transition priority list.
79	PRESEL	selects an additional edge which intersects the current raster line element for each priority level currently retained in the transition priority list.
80	PRFBKU	simulates the read-write function of the fallback memory.
81	PRINIT	
82	PRIPRO	cycles through the active face list to form the used overlay numbers/models numbers list, the active models list, the active universal objects range/count lists, and counts the number of faces at each possible terrain face range value by use of other submodules.
83	PRIRSV	calls the submodules that constitute the priority resolver process.
84	PRNEFS	categorizes the non-equal edge sets in the edge load store into three cases for modification.

85	Module PRNXTO	Description performs face modification for equal A edges and equal B edges and then ascertains if the A edges are next to the top/bottom of the raster line.
86	PROUT	gathers data to be stored in common area PRVP for later use by the video processor.
87	PRSTOR	transfers the edge data to be processed from the edge select memory to the edge load store memory.
88	PRTPLU	selects from a large number of edges the eight best edges that intersect the current raster line at a single element.
	PRVIS PTCAL	prints the contents of the common area PRLD. obtains point light relative addresses, light characteristics, number of lights per string, rotates light vertex to proper window, and adds new point light to edge data word file.
	PTCLR2 PTLGEN	outputs and clears buffer. simulates the point light generator for use with the camera station.
93	PTLSIT	retrieves FRAME2 point light data from the disk and places it in a temporary disk file.
94	PUT	writes data out to a disk file in such a way that the disk access is transparent to the calling program.
95	PUT2	transfers data to system disk after arranging data to exactly fill a disk sector.
	PUTCLR PUTSET	clears the output buffer to the disk file. clears the output buffer to be filled by subsequent calls from the PUT submodule.
98	PUTST2	sets a pointer to the beginning of the storage buffer, checks to see if all locations in the buffer have been processed, and if so, clears the entire buffer.
99	RAMOUT	transfers color intensity data generated in the FRAME III process to buffers and then to the display device.
	RAMSET RDBLK	initializes the display device. reads in a new priority data block according to
102	REED	block type and block number. regulates the reading of data off of a disk file by calling the system subroutine SYSIO and keeping track of and updating the sector and
103	REED2	word pointers. reads data supplied from SETRD2 into buffers
104	ROTMAT	equal in size to a disk sector. creates a direction cosine matrix via attitude rotation.
105	RSTPED	

Module 106 RSTPLT	Description retrieves point light data words from a buffer
107 SAVELT	and stores them in common. takes point light data from a common area and transfers the data to another area for later
108 SCGEN	storage. sets up the necessary data files and organizes the environment data for the other modules; performs the executive function of controlling
109 SELDMP	the other modules in the task. dumps all values of the module's variables to the line printer.
110 SETFIL	sets up the disk data files by using the system
111 SETRD	subroutine OPENW to open the files. sets up the necessary pointers to begin reading the appropriate disk file; performs the initial read; saves the sector number and relative word address in the sector for subsequent calls by
112 SETRD2	the submodule REED. determines an absolute address based upon relative address and resolution; reads the file into a buffer.
113 SINGS	processes single edge cases as decoded by subfunction DECODE.
114 STPED	retrieves a number of edge data word sets for
115 STPLT	processing by the Edge Generator submodule. retrieves point light data word sets for processing by the point light generator
116 TB2	subroutine. processes two-edge top/bottom cases as decoded
117 TMULT	by subfunction DECODE. multiplies a transposed matrix by a second matrix and returns the result in a third matrix.
118 TRANS	transposes a matrix and returns the result in another matrix.
119 TSBNST 120 TSBSNO	determines texture/shading base number set type. calculates texture/shading base number calculation.
121 TSDBN	calculates base number per element change.
122 TSEA 123 TSEDA	calculates texture element area. detects edge of texture area.
124 TSEDGR	reads next edge into texture/shading routine.
125 TSEMOV	moves pattern word data to current edge common area.
126 TSESP	performs all texture/shading calculations for an element set.
127 TSINIT	initializes texture/shading calculations at start of line.
128 TSLOD	
129 TSLODS	

	Madula	Decements
470	Module	Description description to the direction of the direction
-	TSMUX	multiplexes texture/shading output.
	TSPINC	generates texture pattern-incrementer output.
	TSSHAD	processes shading information.
133	TSTXMD	processes texture modulation, smoothing, and
474	mmarit	summation functions.
154	TTMUL	multiplies two transposed matrices and returns
475	murc	the result in a third matrix.
122	TVEC	multiplies a transposed matrix and a vector and returns the result in a second vector.
176	UPDATE	updates the common data file by using the
150	UPDATE	interval submodule SETFIL and modifying the data
		for use by FRAME3.
177	ur o	
121	VEC	multiplies a matrix and a vector and stores the
470	VT DOUM	results in a second vector.
158	VIDOUT	invokes the submodule RAMOUT to supply data to
		the display device for each raster line as the
470	****	processing for that line is completed.
139	VIDPRO	calls the subfunctions that constitute the video
4.40		processor routine.
140	VPAINC	compresses the colors and subtended areas of two
		edge data functions, A and B for each line
		element over the interval that the given edge
		word is active; a third color C is included for
		the remaining area.
141	VPCFC	combines face colors using current element
		areas.
142	VPFADE	determines coefficients, horizon flags, and
		multiplies 3 areas in current element.
143	VPIFLD	initializes the fading range for ground and sky
		for the upper left corner, transferred only per
		field line.
144	VPILN	updates pointers and resets fade ranges for a
		new line, and determines horizon flag.
145	VPLNDL	simulates the directional illumination envelope
		associated with landing lights.
146	VPLTC	retrieves the color and area of any point light
		in current element.
147	VPMLF	merges light colors with face colors and puts
		final color into output line buffer.
148	VPSIMP	processes the simplified video processor
		functions.
149	VPTEX	provides the interface between the video
_		processor and the texture generator.
150	VTP	performs channel assignment on faces, clusters,
		and regions and rotates vertices; in Frame I it
		is used to determine whether regions/subregions
		will be visible.

		Description
151	WINDOW	calculates the window boundary constants used to
		determine whether data will be visible in the
		view window.
152	WNDDMP	dumps header data for each edge crossing within
		user specified values.
153	WRTFPL	dumps the absolute face priority list to an
		output file.

Appendix C
Collected Data on Variables

Appendix C

The data in this appendix represents the data collected regarding the type and quantity of each type of variable in each of the six main programs. It is arranged in six tables. Each table has six columns as follows:

SYMBOL	name of the variable as found in the programs
T	indicates the type of variable as follows: C Character I Integer L Logical R Real
S	size of the variable in bytes
DIMN	dimension of the variable
LOCATI	location of the variable in memory. This will be the name of a COMMON block or a program if it is local.
TOTAL	total memory required for the storage of this variable

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table		Variable FACCOM	List
BUFF	Т	4	320	BFRM	1280	(1 of 2)	
D.AA		4		FACCOM		'	Diffee	1 01 2)	
D.AA				MODSET					
FILE1	R	Ā	1	FACCOM					
FILE2		8		FACCOM	8				
I		4		FACCOM	4				
Ī		4		MODSET	4				
IABSAD	_	_		MODSET	4				
IARG		4		MODSET	4				
IARG		4		SETFIL	4				
IB		4		FACCOM	_				
IC		4		FACCOM					
ICON				FACCOM					
	I			FACCOM					
IELAP				FACCOM	4				
IFACN				FACCOM	8192				
IFACT					4				
		4		FACCOM	-				
IFN		4		FACCOM					
IMIN				FACCOM					
				FACCOM					
INX		4							
IPROC		4		MODSET	4				
IREC	Ţ	4		BFRM	20				
IRFC		4		MODSET	4				
IRX		4		MODSET	4				
ISEC		4		FACCOM					
ISTAT				MODSET	4				
ISTAT	_	4		SETFIL					
ISTIM	_	4		FACCOM					
IT		4		FACCOM					
ITIM		4		FACCOM					
IUP		4		MODSET	4				
IX	_	4		BFRM	20				
J1		4		MODSET					
JARG	_	4	_	MODSET	4				
JPROC	I			MODSET	4				
JREC	I								
JRFC	I			MODSET					
JX	I			MODSET	4				
K	I								
K	I			MODSET					
KARG	I			MODSET					
LARG	I			MODSET					
LEFT	I			MODSET					
LPCT	I			MODSET					
M	I			FACCOM					
MSKE	I			FACCOM					
MSKL	I			FACCOM					
N	I			MODSET					
NMED	I			FACCOM					
NNSEC	I			FACCOM					
NOEDG	I			FACCOM			٠.	7.0	
NOSET	I	4	. 1	FACCOM	4		13	00	

.

SYMBOL	T -	s -	DIMN#	LOCATI	TOTAL#	Table C-1: Variable List for FACCOM
NOW NSEC RSLTN TBLK XXX	I I I	4 4 4 4	1 6 5	FACCOM FACCOM MODSET MODSET FACCOM	4 4 24 20 4	(Sheet 2 of 2)
SIZE DIMN TOTAL		÷ •• •		TOTAL 236 19,290 48,976		

SVMDAI	т s	DIMN	LOCATI	TOTAI	Mahla C da Vaniahla Ligh
31MBUL			LOCATI	TOTAL	Table C-2: Variable List for FRAME1
A	I 4	1	LNGLAT	4	(Sheet 1 of 10)
ACTREG			ABLIST	1124	(5555) 52 /5/
AK	R 4	1	FIXDT	4	
ATT	R 4		FRM1	12	
	R 4		FRM1	4	
BLKAMT			LOD	32	
BLNFLG			OPTNS	4	
BUFF	I 4		BFRI	1280	
BUFF	I 4		BFRM	1280	
BUFF	I 4		BFRO MMFAD	1280 12	
C	I 2		VTP	2	
C1	R 4		FIXDT	4	
C1	R 4		ROTMAT	4	
C2	R 4		FIXDT	4	
C2	R 4		ROTMAT	4	
СЗ	R 4	1	FIXDT	4	
C3	R 4	1	ROTMAT	4	
C4	R 4	1	FIXDT	4	
CI	R 4		MINDOM	4	
CJ	R 4		WINDOW	4	
CLC	I 4		FR1D	72	
CNV	R 4		FRAME1	4	
COLOR	R 4		TABLS		
COS	R 4		LNGLAT FR1D	4 12	
CSI CTHEP	R 4		VTP	4	
CTHETA			VTP	4	
CV	R 4		FRM1	4	
Ċ₩	R 4		FRM1	4	
D	R 8	1	FRAME1	8	
D	R 8	1	LNGLAT	8	
D.AA	I 4	1	FADCMP	4	
D.AA	I 4		FRAME1	4	
	I 4		LOD	4	
D.AA	I 4		MMFAD	4	
D.AA	I 4		MODSET	4	
D.AA	I 4		MULT PUT	4 4	
D.AA D.AA	I 4			4	
D.AB	I 4			4	
D.AB	I 4			4	
D.BA	I 4		FRAME1	4	
D.BA	I 4		LNGLAT	4	
D.BA	I 4		MULT	4	
D.BB	I 4		FRAME1	4	
D.BB	I 4			4	
D.BC	I 4		FRAME1	4	
D.CA	I 4		FRAME1	4	
D.CA D.CB	I 4		MULT FRAME1	4 4	
D.CC	I 4		FRAME1		
DF	R 4		MMFAD	4	140
- -	•	_		-	140

SYMBOL	T	s -	DIMN	LOCATI	TOTAL	Table C-2: Variable
DF1B	R	4	1	FADE	4	for FRAME1 (Sheet 2 of 10)
DF1T	R	4	1	FADE	4	(Sneet 2 01 (U)
DF2	R	4	1	FADE	4	
DF2MAX	R	4	1	FADCMP	4	
DFG		4		FADCMP	4	
DFP		4		CPFM	4	
	R			FADCMP	4	
DIR			1686		3372	
E		4		FRAME1	4	
E		4		LNGLAT	4	
EDGFLG				OPTNS	4	
ELEV		4		FRM1	4	
EOF ERRMSG		4		REED MISC	4	
ERRMSG F		2		VTP	2	
F1RFLG				OPTNS	4	
FADFLG				OPTNS	4	
FILE		8		FRAME1	16	
FOPG		4		VPFM	4	
FOPS		4		VPFM	4	
FR1EDB					9216	
FVPG		4		VPFM	4	
FVPS		4		VPFM	4	
FWPG		4	-	VPFM	4	
FWPS		4		VPFM	4	
GND	I			VPFM	6	
HAZG		2		VPFM	6	
HAZS	I	2	3	VPFM	6	
HF	R	4	1	WINDOW	4	
HFOV	R	4	1	FRM1	4	
I	I	4	1	FRAME1	4	
I		4		LNGLAT	4	
I	_	4		MODSET	4	
I	I	4		MULT	4	
I	I	4	1	PUT	4	
I	I	4	1	REED	4	
I	I	4	1	VTP	4	
IO IOP	I	4	1	FRM1	4	
IA	R	4	1	WINDOW ABLIST	4	
IABSAD	I	4	1	MODSET	4	
IABSAD	Ī	4	1	SETRD	4	
IAFW	Ī	4	1	FRAME1	4	
IARG	Ī	4	1	LOD	4	
IARG	Ī	4	1	MODSET	4	
IARG	Ī	4	1	PUT	4	
IARG	I	4	1	REED	4	
IARG	I	4	1	SETFIL	4	
IARG	I	4	1	SETPD	4	
IBEG	I	4	1	FRAME1	4	
IBFLG	L	4	1	VTPDT	4	
IBNUM	I	4	1	FRAME1	4	
ICHAN	I	4	1	OPTNS	4	141

Variable List

SYMBOL T S	DIMN LOCATI	TOTAL	Table C-2: Variable List
ICHASS L 4	1 VTPDT	4	for FRAME1
ICHFLG L 4	1 VTPDT	4	(Sheet 3 of 10)
ICOSYS I 4	1 MISC	4	
ICT I 4	1 LOD	4	
IEADUF I 4	1 UNFDT	4	
IEF I 4	1 MISC	4	
IELAP I 4	1 FRAME1	4	
IEND I 4	1 FRAME1	4	
IFADUF I 4		4	
IFOGC I 4		12	
IFXLOD I 4		4	
IGNDC I 4		12	
IHAZC I 4		12	
IHLD I 2			
IK I 4	1 VTP	4	
ILOD I 4		4	
IMIN I 4		_	
IMODEL I 4		4	
INCT I 4		24	
IPA I 4			
IPB I 4			
IPROC I 4			
IPROC I 4		4	
IPROC I 4		4	
IPROC I 4		4	
IRC I 4		4	
IREC I 4		20	
IREC I 4		20	
IREC I 4	5 BFRO	20	
IRFC I 4			
IRFC I 4		4	
IRFC I 4		4	
IRFC I 4		4	
IRX I 4		4	
IRX I 4	1 SETRD	4	
ISEC I 4	1 FRAME1	4	
ISKYC I 4	3 CPFM	12	
ISPF I 4	1 VTP	4	
ISPL I 4	1 VTP	4	
ISTAT I 4	1 FRAME1	4	
ISTAT I 4	1 MODSET	4	
ISTAT I 4	1 PUT	4	
ISTAT I 4	1 REED	4	
ISTAT I 4	1 SETFIL	. 4	
ISTAT I 4		4	
ISTIM I 4		. 12	
ITADUF I 4		4	
ITEMP I 4			
ITIM I 4			
IU I 4		4	
IUP I 4			
IUP I 4		4	
IUP I 4	1 REED	4	142

SYMBOL	Т	5 D:	IMN	LOCATI	TOTAL	Table C-2: Variable Lis	t
	_					for FRAME1	
IX	Ī			BFRI	20	(Sheet 4 of 10)	
IX	Ī			BFRM	20		
IX	I ·			BFRO	20 4		
J		4		FRAME1			
J		4		LNGLAT	4		
J •		4		LOD	4		
J		4		MULT	4		
JO		4		FRM1	4		
JOP	R			WINDOW	4 4		
J1		4		MODSET PUT	4		
J1		4		REED	4		
J1		4		MODSET	4		
JARG		4 4		PUT	4		
JARG JARG		4 4		REED	4		
JARG		- 4		SETRD	4		
JCT		4		LOD	4		
JEL		4		JWIN	4		
JER		4		JWIN	4		
JPROC		- 4		MODSET	4		
JREC		4		MODSET	4		
JREC		4		REED	4		
JREG		4		FRAME1	4		
JRFC		4		MODSET	4		
JSSW		4		MISC	4		
JX		4		MODSET	4		
JX		4		PUT	4		
JX		4		REED	4		
K		4		FADCMP	4		
K		4		FRAME1	4		
K		4	1		4		
ĸ		4		MODSET	4		
ĸ		4	1		4		
ĸ		4		PUT	4		
ĸ	Ī		1		4		
KA		4	1		4		
KARG	I	4	1	MODSET	4		
KARG	I	4	1	PUT	4		
KGND	R	4	1	VPFM	4		
KI	R	4	1	FRM1	4		
KIJ	R	4	4	FIXDT	16		
KIMIO	R	4	1	FIXDT	4		
KIPIO	R	4	1	FIXDT	4		
КJ	R	4	1	FRM1	4		
KJMJO	R	4	1		4		
KJPJO	R	4	1		4		
KL	R	4	3	VTPDT	12		
KLDF	R	4	1		4		
KLDREZ	R	4	1		4		
KLE	R	4	1		4		
KLM	R	4	1		4		
KLMREP		-		VTP	4		
KLOD	I	4	1	FIXDT	4	143	

SYMBOL	T -		DIMN	LOCATI	TOTAL	Та
KLOR	R	- 4	1	VTP	4	
				VTP		
KLORRF	R	4	1		4	
KLTAB	R	4		FIXDT	64	
KLX	R	4		VTPDT	4	
KLY	R	4		VTPDT	4	
KL2	R	4		VTPDT	4	
KM	I	4		FRAME1	4	
KMAX	R	4		FADCMP		
KMU	R	4		FIXDT	4	
KMV	R	4		FIXDT	4	
KMW	R	4	1	FIXDT	4	
KN	I	4	1	FRAME1	4	
KPU	R	4	1	FIXDT	4	
KPV	R	4	1	FIXDT	4	
KPW	R	4	1	FIXDT	4	
KRASH	I	2	1	VPFM	2	
KS	R	4	1	FRM1	4	
KSC	R	4		VTPDT	12	
KSCX	R	4		VTPDT	4	
KSCY	R	4		VTPDT	4	
KSCZ	R	4		VTPDT	4	
KSF	R	4		VTPDT	4	
KSKY	R	4		VPFM	4	
KUVW	R	4		FIXDT	24	
KV	R	4		FRM1	4	
KV						
	R	4	1		4	
KW	R	4	1	FRM1	4	
LARG	ī	4		MODSET		
LAT	R	8	1	LNGLAT		
LEFT	I	4		MODSET		
LEFT	I	4	1	PUT	4	
LEFT	I	4	1	REED	4	
LN	Ι	4	1	MISC	4	
LN	R	4	1		4	
LO	I	4	1	MISC	4	
LO	R	4	1	MISC	4	
LOCFLG	L	4	1	OPTNS	4	
LODMOD	L	4	1	OPTNS	4	
LONG	R	8	1	LNGLAT	8	
LPCT	I	4	1	MODSET	4	
LPCT	I	4	1	PUT	4	
LPCT	I	4	1	REED	4	
LSP	I	4	1	MISC	4	
LSP	R	4	1	MISC	4	
LST	I	4	1	MISC	4	
LST	R	4	1	MISC	4	
LTPARM	R	4	2816	TABLS	11264	
LUCMN	I	4	1	FRAME1	4	
LUREG	I	4	1	FRAMEL	4	
M	Ī	4	1	PUT	4	
M	Ī	2	ī	VTP	2	
MAXRNG	R	4	8	MISC	32	
MGKL	R	4	1	VTP	4	
	4.4		-	* · F	-	

Table C-2: Variable List for FRAME1 (Sheet 5 of 10)

SYMBOL	т	S	DIMN	LOCATI	TOTAL	Table C-2: Variable List
	-	-				for FRAME1
MINRNG	R	4	8	MISC	32	(Sheet 6 of 10)
MK	R	4		FIXDT	4	(2002)
MKASG	R	4		VTP	4	
MKASN	R			VTP	4	
MMAT	R			MMDAT	84	
MMC		4		MMDAT	84	
MMN		4		FRAME1	36	
MMPOS	L			OPTNS	4	
MODEL	I	2		FRAME1	2	
MSTAR		4		MUDM	36	
N	I			MODSET	4	
N	I			PUT	4	
NA	I			FRAME1	4	
NC	I			FRAME1	4	
NE	I			FIXDT	4	
NE	R			FIXDT	4	
NFSUM	I			FIXDT	4	
NFSUM		4		FIXDT	4	
NFU		4		VTP	4	
NFV		4		VTP	4	
NFW		4		VTP	4	
NFX	R			VTPDT	4	
NFY		4		VTPDT	4	
NFZ		4		VTPDT	4	
NG	R			WNDW	36	
NL	I			FIXDT	4	
NL	R			FIXDT	4	•
NLOD	Ι			VTPDT	4	
NNSEC	I			FRAME1	4	
NOB	I	_			4	
NOEDB	I			FR1D	4	
NР	R			VTP	4	
NP2		4		VTP	4	
NSEC	I				4	
NSXNVX				VTP	-	
NSYNVY				VTP	4	
NSZNVZ					12	
NV	_	4		VTPDT FIXDT	36	
NVP		4			36	
NVP		4	-		4	
NVX		4			4	
NVY		4			4	
NVZ		4	_		4	
OFF P		. 4			4	
P P1		4				
P1 P1		` 7			4	
P2		`				
P2 P2		\		MMFAD	4	
P3		`		FADCME		
P3		·		MMFAD	4	
PF		`		VTP	4	
PH		? 4		ROTMAT	4	445
- ••	•				-	145

	_	_	DIWN		TOTAL		~ ^		• • - 1
SYMBOL	T	5	DIMN	LOCATI	TOTAL	Table		Variable FRAME1	List
PL		4	6	VTP	24			7 of 10)	
PREM		4		FRAME1	36		(Diffee o	, , 01 10)	
PS	-	4		ROTMAT	4				
PTLFLG	L			OPTNS	4				
R	R		1	VTPDT	4				
R12NM	R	4	1	FRAME1	4				
R2	R	4	1	VTP	4				
RADCNV	R	8	1	LNGLAT	8				
RADCNV		4	1	ROTMAT	4				
RADCNV		4	1	=	4				
RB	R		1	FRM1	4				
RB		4	1	VTPDT	4				
RBF	L		1		4				
RBOR		4	1		4				
RE	I	_	1		4				
RE	R		1		4				
REGCT	I		1	FR1D	4				
RERG		4	1		4				
RF		4	1		4				
RF2	R		1		4				
RG	R		1		4				
RL		4	1		4				
RMAX	R	_	1		4				
RMID	R	_	1		4				
RMRERF		-			4				
RMRERG					4				
RNG	R	_			4				
RP	R				12 12				
RPC	_	4			4				
RPCX	R				4				
RPCY		4			4				
RPCZ	R R								
RPMM RPP	R				12				
RPX		4	_	VTPDT	4				
RPY		4		VTPDT	4				
RPZ		4		VTPDT	4				
RR		4		FRM1	4				
RRB		4		VTPDT	4				
RS		4	_	VTPDT	4				
RSLTN		4		MODSET	24				
RSLTN		4		SETRD	24				
RT		₹ 4		FRM1	4				
RTST		₹ 4		VTP	4				
S1			-	ROTMAT	4				
52		` 4		ROTMAT					
53		₹ 4		ROTMAT					
SG		₹ 4		VTP	4				
SIN		۲ 4		LNGLAT	4				
SKY	1	: 2	2 3	VPFM	6				
SN	F	2 4	. 3	FRM1	12				
SN	F	۶	1	VTP	4				
SSW	L	_ <	32	SSWTCH	128			146	

SYMBOL	T	5	DIMN	LOCATI	TOTAL	Table C-2: Variable List for FRAME1
sv	R	4	3	FIXDT	12	(Sheet 8 of 10)
SX		4		FIXDT	4	(Bireet o of 10)
SY		4		FIXDT	4	
SZ		4		FIXDT	4	
T		8		FRAME1	24	
T		4		ROTMAT	4	
TBLK		4		MODSET	20	
TBLK		4		PUT	20	
TBLK		4	_	REED	20	
TBLK		4		SETRD	20	
TEXFLG				OPTNS	4	
TM1		4		FRAME1	36	
TM2		4		FRAME1	36	
TMP		4		VTP	4	
TXTAB		4		MISC	12	
UFAD		4		UNFDT	64	
UFC		4		UNFDT	12	
UFDC		4		UNFDT	36	
				UNFDT	4	
UFPROC		4		LNGLAT		
UNITM		4		VTPDT	12	
UOR				FIXDT	4	
UPX		4		FIXDT	4	
UPY		_		FIXDT	4	
UPZ		4		VTP	4	
URPRBR						
UVSWS		4		FIXDT	36 36	
UVSWSP				VTPDT	36 36	
UVW		4		FRM1	36	
UX		4		VTPDT	4	
UXXOR		4		VTP	4	
UY		4		VTPDT	4	
UYYOR		4		YTP	4	
UZ		4	-	FRM1	4	
UZ		4		VTPDT	4	
UZZOR		4		VTP	4	
V	I				2	
٧	R				12	
VF	R					
VFOV	R	_			4 4	
VOR	R				4	
VORNEG			_		4	
VORPOS						
VP	R	-			24	
VPN	R				36	
VPX	R				4	
VPY	R				4	
VPZ	R			· -	4	
VX	R				4	
VX1	R				4	
VXXOR	R				4	
VY	R				4	
VY1	R				4	-
VYYOR	R	4	. 1	VTP	4	147

SYMBOL			DIMN	LOCATI	TOTAL	Tab
	_	-				
VZ	R		1	FRM1	4	
VZ	R			VTPDT	4	
VZ1	R			VTPDT	4	
VZZOR	R			VTP	4	
WND	R	4		FRM1	12	
WNDFLG	L			JWIN	4	
WOR	R	4		VTPDT	4	
WORNEG				VTP	4	
WORPOS				VTP	4	
WPX	R	4		FIXDT	4	
WPY	R	4		FIXDT	4	
WPZ	R	4	1	FIXDT	4	
WR	R	4	1	VTP	4	
ws	R	4	1	VTPDT	4	
WVP	R	4	9	FRAME1	36	
ωx	R	4	1	VTPDT	4	
WXXOR	R	4	1	VTP	4	
WY	R	4	1	VTPDT	4	
WYYOR	R	4	1	VTP	4	
WZ	R	4	1	FRM1	4	
wz	R	4	1	VTPDT	4	
WZZOR	R	4	1	VTP	4	
X	R	4	1	VTP	4	
XM	R	4		FRAME1	4	
XOR	R	4	1	VTP	4	
XP	R	4	1	VTP	4	
XPNFX	R	4	1	VTP	4	
XTMP	R	4	_	FIXDT	80	
Y	R	4	1	VTP	4	
YM	R	4	1	FRAME1	4	
YOR	R	4	1	VTP	4	
YP	R	4	1	VTP	4	
YPNFY	R	4	1	VTP	4	
2	R	8	1			
Z	R	4	1	VTP	4	
ZC	R	4	1	FADE	4	
ZG	R	8	1	FADCMP	8	
ZM	R	4	1	FRAME1	4	
=	R	4	1	FADE	4	
ZMIN ZMM	R	4	1	FRAME1	4	
		4	1	VTP	4	
ZOR	R					
ZP	R	4	1	VTP	4 4	
ZPNFZ	R	4	1	VTP	4. 8	
ZS	R	8	1	FADCMP		
ZSEA	R	8	1	WNDW	8	
ZVP	R	8	1	FRAME1	8	

Table C-2: Variable List for FRAME1 (Sheet 9 of 10)

	TOTAL	Table C-2:		List
SIZE DIMN TOTAL	1,906 9,812 35.644		FRAME1 10 of 10)	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#	Table C-3: Variable List
	-	-	4000	F2WRK	8192	for FRAME2 (Sheet 1 of 14)
ABSFAN				F2WRK	128	(Sheet OI 4)
ACLIST ACTREG				FRAME2	512	
AEXFL		4		F2WRK	512	
AFLG	L	4		FACPRO	4	
AFN	Ī	4		FACDT	4	
AFNO	I	-	1	EDGCAL	4	
AK	R	4	1	FIXDT	4	
ALPA	R	4	1	FMOD	4	
ALPH	R	4		FEP	4	
ALPHA	R	4		FEPDT	4	
AMAP	I	4		F2WRK	2248	
ATT	R	4		FRM1	12	
AZIM		4		FRM1	4	
BE		4		CPLITE	4	
BETA	-	4		FEPDT	4 4	
BL	R			CPLITE FACPRO	4	
BLND	I		-	OPTNS	4	
BLNFLG				CPLITE	4	
BMS		4	_	EDGCAL	4	
BRDFLG		4		BFRI	16384	
BUFF BUFF		4		BFRM	4096	
BUFF		4		BFRO	16384	
BUFF		4		DLCAL	60	
BUFF		4		EDGCAL	20	
BUFF		4		FACOUT		
BUFF		4		FACPRO		
BUFF		4		FRAME2	640	
BUFF	I	4	10	PTCAL	40	
BUFFT	I	4		FACPRO		
BUFFV	1	: 4	. 5	EDGCAL		
С	1	2			2	
CF1		₹ 4		CPBLND		
CF2		₹ 4		CPBLND		
CKA		₹ 4	=	CPLITE		
CKB		₹ 4		. CPLITE . CPBLND		
CLD		? 4		CPBLND	6	
CLR			=	COL	6	
CLRF CLUF		. 4	_	FRAME2		
CLUST		Į į		FRAME2		
COLOR		2 4		TABLS	3072	
COLTA				COLT	40	
CTHEP			-	VTP	4	
CTHET			4	L VTP	4	
CV			4	FRM1	4	
CW		R	_	L FRM1	4	
D		R '	-	FMOD	4	
D.AA		_		1 COL	4	
D.AA		_	-	CPBLNI		
D.AA		_	-	1 CPFADE		450
D.AA		I	4	1 CPLITI	5 4	150

SYMBOL T S DIMN# LOCATI TOT	TAL#	Table C-3: Variable List for FRAME2
D.AA I 4 1 EDWOUT	4	(Sheet 2 of 14)
	4	(blieet 2 OI 14)
D.AA I 4 1 FRAME2 D.AA I 4 1 MULT	4	
D.AA I 4 1 VTP	4	
D.AB I 4 1 CPBLND	4	
D.AB I 4 1 CPFADE	4	
D.AB I 4 1 MULT	4	
D.BA I 4 1 FRAME2	4	
D.BA I 4 1 MULT	4	
D.BA I 4 1 PTCAL	4	
D.BB I 4 1 FRAME2	4	
D.BB I 4 1 MULT	4	
D.CA I 4 1 FRAME2	4	
D.CA I 4 1 MULT	4	
D.CA I 4 1 PTCAL	4	
D.DA I 4 1 FRAME2	4	
D.EA I 4 1 FRAME2	4	
D2FLG L 4 1 FACOUT	4	
D3FLG L 4 1 FACOUT	4	
DFP R 4 1 CPFM	4	
DLFLG L 4 1 FACPRO	4	
DUPEDG L 4 1 FEPDT	4	
	4400	
EDGFLG L 4 1 OPTNS	4	
EDGMOD L 4 1 FEPDT	4	
EDW I 4 1 EDWOUT	4	
EG I 4 1 EDGCAL	4	
EGFLG L 4 1 FACPRO	4	
ELEM1 R 4 1 FEP	4	
ELEM2 R 4 1 FEP	4	
ELEML R 4 1 FEP	4	
ELEMLX R 4 1 FEP	4	
ELEMR R 4 1 FEP	4	
ELEMRX R 4 1 FEP	4	
ELEMT1 R 4 1 FEP	4	
ELEMT2 R 4 1 FEP	4	
ELEV R 4 1 FRM1 FRRMSG I 4 1 MISC	4 4	
	4	
	4	
EXF I 4 1 EDGCAL EXFL I 4 16 F2WRK	64	
EXT I 4 1 EDGCAL	4	
F R4 1 CPFADE	4	
F I 2 1 VTP	2	
F1RFLG L 4 1 OPTNS	4	
FACE I 2 1 DLCAL	2	
FACE I 2 1 FACPRO	2	
FACFLG I 4 1 FACPRO	4	
FACL I 4 1 FACDT	4	
FACR I 4 1 FACDT	4	
FADFLG L 4 1 OPTNS	4	
FILE R 8 6 INIT2	48	
FILE R 8 1 UPDATE	8	151

SYMBOL T S D	DIMN# LOCATI	TOTAL#	Table C-3: Variable List
			for FRAME2
FORI R 4	1 FACPRO	4	(Sheet 3 of 14)
FORI R 4	1 FMOD	4	
FORI R 4	1 MODST2	4	
FORI R 4	1 NEWED	4	
FORI R 4	1 NEWPL	4 4	
FORI R 4	1 PUT2 1 REED2	4	
FORI R 4 FORIP R 4	1 REED2 1 DLCAL	4	
FORIP R 4 FORITF R 4	1 FACPRO	4	
FORJ R 4	1 FACPRO	4	
FORJ R 4	1 FMOD	4	
FORJ R 4	1 INIT2	4	
FORJ1 R 4	1 MODST2	4	
FORJ1 R 4	1 PUT2	4	
FORJ1 R 4	1 REED2	4	
FORJR R 4	1 FACOUT	4	
FORK R 4	1 DLCAL	4	
FORK R 4	1 EDGCAL	4	
FORK R 4	1 FACOUT	4	
FORM R 4	1 EDGCAL	4	
FORM R 4	1 PUT2	4	
FORNED R 4	1 EDGCAL	4	
FORNF R 4	1 FACPRO	4	
GAMMA R 4	1 FEP	4	
HFOV R 4	1 FRM1	4	
HTOL R 4	1 FEP	4	
I I 4	1 EDWOUT	4	
I I 4	1 FACPRO	4	
I I 4	1 FMOD	4	
I I 4	1 FRAME2 1 MODST2	4 4	
I I 4 I I 4	1 MODST2 1 MULT	4	
I I 4 I I 4	1 NEWED	4	
I I 4	1 NEWPL	4	
I I 4	1 PUT2	4	
I I4	1 REED2	4	
I I4	1 VTP	4	
10 I 4	1 FRM1	4	
I1 I 4	1 FRAME2	4	
IABF I 4	1 F2WRK	4	
IABSAD I 4	1 MODST2	4	
IABSAD I 4	1 SETRD2		
IAC I 4	1 F2WRK	4	
IACLF I 4	16 RF	64	
IARG I 4	1 MODST2		
IARG I 4	1 PUT2	4	
IARG I 4	1 REED2	4	
IARG I 4	1 SETFIL		
IARG I 4	1 SETRD2		
IB I 4	1 FACPRO	4.	
IBFLG L 4	1 VTPDT	4	
IBITWD I 4	1 NEWED 1 FACPRO		450
IBLC I 4	1 FACPRO	, 7	152

SYMBOL T S D	IMN# LOCATI	TOTAL#	Table C-3: Variable List
	1 FACDDO	4	for FRAME2 (Sheet 4 of 14)
IBLK I 4	1 FACPRO 1 BLSDT	4	(Sheet 4 OI 14)
IBLKNO I 4 IBLND I 2	1 COLDT	2	
IBLND I 2 IBLTYP I 4	1 BLSDT	4	
IBMBND I 4	1 FEP	4	
IBNF I 4	1 FEP	4	
IBP I 4	1 CPBLND	4	
IC I 4	1 FRAME2	4	
IC I 4	3 NEWED	12	
IC I 4	3 NEWPL	12	
ICHAN I 4	1 OPTNS	4	
ICHANT L 4	1 DLCAL	4	
ICHASS L 4	1 VTPDT	4	
ICHFLG L 4	1 VTPDT	4	
ICL I 4	1 FRAME2	4	
ICLCT I 4	1 FRAME2	4	
ICLFAD I 4	1 FRAME2	4	
ICOLN I 4	1 COLT	4	
ICOSYS I 4	1 MISC	4	
ICT I 2	3 CPFADE	6	
IDL I 4	1 FACPRO		
IDL1 I 4	1 DLCAL	4	
IDLAD I 4	1 DLCAL	4	
IDRLAD I 4	1 RBHDT	4	
IDRLD1 I 4	1 DLCAL	4	
IDUM I 2	1 COL	2	
IEADUF I 4	1 UNFDT	4.400	
IECW I 4	3600 OUT	14400 4	
IEDGAD I 4	1 RBHDT 1 MISC	4	
IEF I 4	1 EDGCAL		
IEGSAD I 4 IELAP I 4	1 FRAME2		
IELAP I 4 IEXTF I 2	1 COLDT	2	
IF1 I 2	1 COLDT	2	
IF2 I 2	1 COLDT	2	
IFACAD I 4	1 RBHDT	4	
IFACPR I 4	1 FACOUT	4	·
IFADUF I 4	1 UNFDT	4	
IFATYP I 4	1 FACOUT	4	
IFBN I 4	1 FRAME2	4	
IFF I 2	1 COLDT	2	
IFOGC I 4	3 CPFM	12	
IFXLOD I 4	1 OPTNS	4	
IGNDC I 4	3 CPFM	12	
IHAZC I 4	3 CPFM	12	
IHIB I 4	1 FEPDT	4	
IK I 4	1 VTP	4	
ILBC R 4	1 FEPDT	4	
ILFBND I 4	1 FEP	4	
ILOD I 4	1 VTPDT	4	
IMIN I 4	1 FRAME2		
IMODEL I 4	1 VTPDT	4	4.5.7
IMODNO I 4	1 FACOUT	r 4	153

SYMBOL T S	DIMN# LOCA	TI TOTAL#	Table C-3: Variable List
			for FRAME2
IN2FC I 4	1 FEP	4	(Sheet 5 of 14)
INCT I 4	6 VTPD	T 24	
INF I 4	1 FACP	RO 4	
INFV I 4	1 FEP	4	
INFV1 I 4	1 FEP	4	
INFV1P I 4	1 FEP	4	
INFV2 I 4	1 FEP	4	
INFV2P I 4	1 FEP	4	
INOFED I 4	1 FACP		
INXTBN I 4	1 BLSD		
IOBJNO I 4	1 FACO		
IOS I 2	1 COLD		
IP I 4			
IP I 4		E2 4	
IPLCW I 4		3200	
IPROC I 4	1 MODS	T2 4	
IPROC I 4	1 PUT2	4	
IPROC I 4	1 REED	2 4	
IPROC I 4	1 SETR	D2 4	
IPTLAD I 4	1 RBHD		
IPTLT I 2	1 COLD	T 2	
IR I 4	1 BLSD	T 4	
IRBC R 4	1 FEPD	T 4	
IRCLN I 4	1 CLUS	PR 4	
IREC I 4	8 BFRI	32	
IREC I 4	8 BFRM	32	
IREC I 4	8 BFRO	32	
IREL I 4	1 BLSD	T 4	
IRELFN I 4	1 FACC	UT 4	
IREP1 I 4		4	
IREP12 I 4		4	
IREP2 I 4		4	
IREPL I 4		4	
IREPR I 4	1 FEP	4	
IRFC I 4			
IRFNO I 4			
IRN I 4			
IRPLAD I 4			
IRSLTN I 4	=		
IRTBND I 4		4	
IRX I 4	-		
IRX I 4	=		
ISEC I 4			
ISFPTR I 4			
ISKYC I 4			
ISPF I 4	_	4	
ISPL I 4		4	
ISTAT I 4			
ISTAT I			
ISTAT I 4	1 MODS	5T2 4	154

SYMBOL T S	DIMN#	LOCATI	TOTAL#	Table C-3: Variable List for FRAME2
ISTAT I 4	1	PUT2	4	(Sheet 6 of 14)
ISTAT I 4		REED2	4	(Blieff O OI 14)
ISTAT I 4		SETFIL	4	
ISTAT I 4		SETRD2	4	
ISTAT I 4		UPDATE	4	
ISTIM I 4		FRAME2	12	
ITADUF I 4		UNFDT	4	
ITAFL I 4		F2WRK	4	
ITEX I 4	1	MODT	4	
ITF I 4	1	F2WRK	4	
ITFR I 4	1	FACOUT	4	
ITFST I 4	1	FACPRO	4	
ITIM I 4	. 3	FRAME2	12	
ITNAF I 4		F2SUM	4	
ITNED I 4		F2SUM	4	
ITPBND I 4		FEP	4	
ITRN I 4		EDGCAL	4	
ITXF I 4		FMOD	4	
ITXRAD I 4		FACPRO	4	
ITXS I 4		MODT	64	
ITXTAD I 4		RBHDT	4	
IU I 4		UNFDT FRAME2	4 4	
IUAD I 4	-	FRAME2	4	
IUFRAD I 4		FRAME2	4	
IUNFAD I 4		RBHDT	4	
IUP I 4		MODST?	4	
IUP I 4		PUT2	4	
IUP I 4		REED2	4	
IVRTAD I 4	1	EDGCAL	4	
IW I 4	1	FACPRO	4	
IX I 4		BFRI	32	
IX I 4		BFRM	32	
IX I 4		BFRO	32	
IXCOL I 4		FACDT	4	
IXX I			4	
J I 4		DLCAL FACPRO	4	
J I 4	-		4	
	1 1			
	1		4	
	1		4	
	1		4	
	1 1	EDWOUT	4	
	1 1	FEP	4	
J1 I 4	1 1			
-	1 1			
	_	FEP	4	
	1 1			
-		EDWOUT		
-		EDWOUT		
	-	MODST2 PUT2	4	455
JARG I	4 1	PUIZ	*	155

SYMBOL	T -	5 -	DIMN#	LOCATI	TOTAL#	Table		Variable FRAME2	e List
JARG	I	4	1	REED2	4			t 7 of 14)
JARG		4		SETRD2	4		` -		
JBLK		4		FACOUT	4				
JLBC		4	1	FEPDT	4				
JMA		4	1	FRAME2	4				
JP	I	4	1	FRAME2	4				
JPROC	I	4		MODST2	4				
JR	I	4		FACOUT	4				
JRA	I	4		FRAME2	4				
JR3C		4		FEPDT	4				
JREC		4		REED2	4				
JRFC		4		MODST2	4				
JSS₩		4		MISC	4				
JX		4		MODST2	4				
JX		4		PUT2 REED2	4 4				
JX		4		COL	4				
K		4		CPBLND	4				
K K		4		CPELNO	_				
K		4		CPLITE					
K	_	4		DLCAL	4				
K		4		EDGCAL					
ĸ		4		FACOUT					
K		4		FACPRO					
ĸ	Ī			FRAME2					
K		4		MODST2					
К		4		MULT	4				
К		4		PTCAL	4				
K	I	4	1	PUT2	4				
К	I	4	1	REED2	4				
KARG	I	4		MODST2	4				
KARG		4		PUT2	4				
KEDG		4		OUT	4				
KEDGT	_	4		OUT	4				
KFAC		4							
KI		4		FRM1	4				
KIJ	R			FIXDT	16				
KIMIO	R			FIXDT MODT	4 48				
KINP	R R			FIXDT	4				
KIPIO KJ	R			FRM1	4				
KJMJO	R			FIXDT	4				
KJPJO	R				4				
KL	R	-	_	VTPDT	12				
KLDF	R			VTPDT	4				
KLDREZ				VTP	4				
KLE	R	4	1	VTPDT	4				
KLIT	I	4	. 1	TUO	4				
KLITT	I	4	. 1	OUT	4				
KLM	R		-	VTPDT	4				
KLMREP			_		4				
KLOD	I				4			_	
KLOR	R	4	. 1	VTP	4			156	

SYMBOL	т	s	DIMN#	LOCATI	TOTAL#	Table C-3: Variable List
	-	_				for FRAME2
KLORRF	R	4	1	VTP	4	(Sheet 8 of 14)
KLTAB	R	4	16	FIXDT	64	•
KLX	R	4	1	VTPDT	4	
KLY	R	4	1	VTPDT	4	
KLZ	R	4	1	VTPDT	4	
KMU	R	4	1	FIXDT	4	
KMV	R	4	1	FIXDT	4	
KMW	R	4	1	FIXDT	4	
KNPN	R	4	3	FMOD	12	
KNPU		4		FMOD	12	
KP		4		FRAME2	4	
KPU	R	4		FIXDT	4	
KPV		4		FIXDT	4	
K₽ W		4		FIXDT	4	
KS	R	4		FRM1	4	
KSC		4		VTPDT	12	
KSCX		4		VTPDT	4	
KSCY		4		VTPDT	4	
KSCZ		4		VTPDT	4	
KSF		4		VTPDT	4	
KUV₩		4		FIXDT	24	
ΚV		4		VTPDT	4	
LAST	_	4		FACOUT	12	
LCP	Ι			CPLITE	4	
LEFT	_	4		MODST2		
LEFT	_	4		PUT2	4	
LEFT	_	4		REED2	4	
LF	Ι	2		COLDT	2	
LFFLG	L			FACPRO	4	
LI1		4		FEP	4	
LI2		4		FEP FEP	4	
LINE1	R			FEP	4	
LINE2 LINEL	R	4		FEP	4	
LINELX			_	FEP	4	
LINER	R	4		_	4	
LINERX			_	FEP	4	
LITTOT	ï	4		PTCAL	4	
LN	Ī	4			4	
LO	Ī	4			4	
LOCFLG	L	4	1	OPTNS	4	
LODMOD		4		OPTNS	4	
LP	I	4	1	EDWOUT	4	
LPB	L	4	1	FACPRO	4	
LPCT	I	4	1	MODST2	4	
LPCT	I	4	1	PUT2	4	
LPCT	I	4	1	REED2	4	
LPFLG	L	4		FACPRO	4	
LRGBNO	I	4		BLSDT	4	
LSP	I			MISC	4	
LST	I			MISC	4	
LTMOD	I			COL	4	
LTNENF	Ι	4	1	PTCAL	4	157

SYMBOL	т	5	DIMN#	LOCATI	TOTAL#	Table C-3: Variable List
	-	_		DTGAL	4	for FRAME2
LTNINH				PTCAL PTCAL	4	(Sheet 9 of 14)
LTOTEF				PTCAL	4	
LTOTIH LTPARM				TABLS	_	
LIPARM		4		EDGCAL	4	
LUT		4		NDXTBS	32	
M		4		EDGCAL	4	
M.	Ī			PUT2	4	
 M	ī	2		VTP	2	
MAXRNG		_		MISC	32	
MAXSIZ				CPLITE	4	
MCM		2		COLDT	6	
MFN	I	4	1	FRAME2	4	
MGKL	R	4	1	VTP	4	
MINRNG				MISC	32	
MINSIZ	R	4		CPLITE	4	
MINSZF	I	2		COLDT	2	
MINUS		4		EDWOUT	4	
MK		4		FIXDT	4	
		4		VTP	4	
MKASN		4		VTP	4	
MMPOS		4		OPTNS	4	
MN	I			NEWED	4	
MN	I			NEWPL EDGCAL	4	
MNE	_	4		NEWED	4	
MNH MO	-	4		NEWED	4	
MO	_	4		NEWPL	4	
MODEL		2		FRAME2	2	
MODE		4		FACPRO		
MODRT	_	4			4	
MOH	I	4	1		4	
MSKE	I	4	1	EDWOUT	4	
MSKL	I	4	1	EDWOUT	4	
MXEDG	I	4	1	NEWED	4	
MXLIT	I	4	1		4	
N	I	4	1			
N	I	4	1			
N	I	4	1		4	
N	I				4	
N	I	4	_		4	
NAA	I	_			4	
NAFLG	L					
NAMAP	I			F2WRK	2248	
NE	I		_	= '	4	
NE2 NED	R					
NEDG	I	_				
NEDG	I	_				
NF	I	-		NEWED	4	
NF	Ī				4	
NF	R			VTPDT	12	
NF1		4		FACDT	4	158
						1,70

SYMBOL T	5	DIMN#	LOCATI	TOTAL#	Table	C-3:	Vari	able	List
	-					for	FRAME		
NFF R	4		FMOD	12	(S	heet	10 01	14)	
NFG R	4	3	FMOD	12					
NFSUM I	4	1	FIXDT	4					
NFTOT I	4	1	FACDT	4					
NFU R	4	1	VTP	4					
NFV R	4	1	VTP	4					
NFW R	4	1	VTP	4					
NFX R	4	1	VTPDT	4					
NFY R	4	1	VTPDT	4					
NFZ R	4	1	VTPDT	4					
NHDR I	4	1	EDWOUT	4					
NL I	4	1	FIXDT	4					
NLEL R	4	1	COLDT	4					
NLIT I	4	1	PTCAL	4					
NLOD I	4	1	VTPDT	4					
NNSEC I	4	1	FRAME2	4					
NOCLFA I	4	1	FRAME2	4					
NOSR I	4	1	FRAME2	4					
NP I	4	1	PTCAL	4					
NP R	4	1	VTP	4					
NP2 R	4	1	VTP	4					
NPL I	4	1	PTCAL	4					
NPLS I	4	1	PTCAL	4					
NSEC I	4	1	FRAME2						
NSF1 I	4	1	FRAME2						
NSXNVX R	₹ 4	1		4					
NSYNVY R	₹ 4		VTP	4					
NSZNVZ R	₹ 4		VTP	4					
NTFF I	. 4	1	FACDT	4					
NUF I	: 4								
	₹ 4		VTPDT	12					
NVP I	4		FIXDT	36					
NVX F				4					
NVY F				4					
	₹ 4			4					
NXF I		_							
	[4								
_	3 4		_	4					
	₹ 4			4 4					
	R 4			-					
	R 4	-		24					
	R 4			3200					
	R 4		CLUSPR						
	R 4		FEPDT	8					
	L 4			4 4					
• • • • • • • • • • • • • • • • • • • •	R 4		CPFADE	4 4					
••	R 4	_		4					
	R 4			4					
	R 4								
	R 4	-		4					
•••	R 4	_		4					
	R 4	-		4			. = 0		
RBF I	L 4	1 1	. AIBDI	7		•	159		

SYMBOL	Т	5	DIMN#	LOCATI	TOTAL#	Table C-3: Variable Lis	st
	-	_		UTD		for FRAME2	
RBOR RBUFF	R R			VTP FACOUT	4 20	(Sheet 11 of 14)	
RCONST	-			CPFADE	4		
RDUM	R			COL	4		
RE	R	4		VTP	4		
RE2	R	4		CPLITE	4		
RERG		4		VTP	4		
RF	R	4	1	VTP	4		
RF2	R	4	1	VTP	4		
RG	R	4	1	VTP	4		
RI	I	4		EDGCAL	4		
RJ	I	4		EDGCAL	4		
RL	R	4		FRM1	4		
RMAX	R	4		FEP	4		
RMAX	R	4		VTP	4		
RMRERF				VTP	4		
RMRERG				VTP	4		
RNG	R			CPLITE	4		
RNG		4		VTPDT FIXDT	4 12		
RP RP1	R R	4		FRAME2	4		
RPC	R	4		FIXDT	12		
RPCX	R	4		FIXDT	4		
RPCY	R	4		FIXDT	4		
RPCZ	R	_		FIXDT	4		
RPF	L	4		CLUSPR	4		
RPP	R	4		VTPDT	12		
RPX	R	4		VTPDT	4		
RPY	R	4	1	VTPDT	4		
RPZ	R	4	1	VTPDT	4		
RR	R	4	1	FRM1	4		
RRB	R	4	1	VTPDT	4		
RS	R	4		VTPDT	4		
RT	R	4		FRM1	4		
RTAFL	R			F2WRK	11776		
RTST	R	4		VTP	4		
SG	R		1		4		
SLOPE	R				4 12		
sn Sn	R R				4		
SNFLG	L				4		
SPFLG	L			FACOUT			
SSW	Ļ			SSWTCH			
STORE	R			FEP	4		
sv	R			FIXDT	12		
SX	R	4	1	FIXDT	4		
SY	R	4	1		4		
SZ	R	4			4		
T16	R	4		CPLITE			
TAFLST				F2WRK	11776		
TBLK	I			MODST2			
TBLK	I			PUT2	20		
TBLK	I	4	5	REED2	20	160	

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table	C-3:	Variable FRAME2	List
TBLK	т	4	5	SETRD2	20	(12 of 14)	
TEXFLG				OPTNS	4	•	2		
TFFLG	L			FACOUT	4				
TFFLG		4		FACPRO	4				
TFFLG		4		NEWED	4				
TFR		4		FACDT	4				
TERTME		4		FACOUT	4				
TMP		4		VTP	4				
TOL		4		EDGCAL	4				
TOL	_	4		FEP	4				
TOLUP		4		FEP	4				
TXS		4		MODT	64				
TXTAB		4		MISC	12				
U	R			FRAME2	4				
U1R	R			FEP	4				
		4		FEP	4				
U2R		4		FRAME2					
UF1		4		UNFDT	64				
UFAD		4		UNFDT	12				
UFC		4		UNFDT	36				
UFDC				FRAME2					
UFFLG	L	_		UNFDT	4				
UFPROC				FEPDT	192				
UM		4		F.PDT	4				
UNSHIL				FEPDT	4				
UNSHIR				FEPDT	4				
UNSHJL				FEPDT	4				
UNSHJR					12				
UOR	R			VTPDT	4				
UPX	R			FIXDT	4				
UPY	R			FIXDT	4				
UPZ	R			FIXDT	4				
URPRBR									
URTAB	R			FRAME2	192 36				
UVSWS		4	•		36				
UVSWSP				VTPDT	36				
บงผ				FRM1					
UX		₹ 4		VTPDT	4				
UXXOR		₹ 4		VTP					
UY	_	₹ 4	="	VTPDT	4				
UYYOR		₹ 4	=	L VTP	4				
UZ	F	-	-	VTPDT	4				
UZZOR		? 4	-	L VTP	4 2				
V		[2	_	L VTP	12				
V		? 4		3 VTPDT					
V1	-	२		B FRAME					
V1P		? 4	_	1 FEP	4				
V1R		-	_	1 FEP	4				
V2P		? 4		1 FEP	4				
V2R			_	1 FEP	4				
VERT			-	1 EDGCA					
VERT			_ '	1 PTCAL	2				
VFOV			_	1 FRM1	4				
VOR	1	R 4	4	1 VTPDT	4		•	161	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#	Tab	le	C-3:		ariable AME2	List
VORNEG	R	4	1	VTP	4		(Sheet	13	of 14)	
VORPOS	R		_	VTP	4		` '				
VP	R			FRM1	24						
VPN	R			FRM1	36						
VPX	R			FIXDT	4						
VPY	R			FIXDT	4						
VPZ	R			FIXDT	4						
VR	R			FMOD	12						
VX	R			VTPDT	4						
VX1	R		_	VTPDT	4						
VXXOR	R			VTP	4						
VY		4		VTPDT	4						
VY1	R			VTPDT	4						
VYYOR	R			VTP	4						
VIIOR VZ	R			VTPDT	4						
VZ1	R			VTPDT	4						
VZI VZZOR	R			VTP	4						
V220R W1P	R			FEP	4						
W1P W1R	R			FEP	4						
		4		FEP	4						
W2P		4		FEP	4						
W2R	R			FRM1	12						
WND WOR	R				4						
	R		_	VTP	4						
WORNEG WORPOS				VTP	4						
WORPUS					4						
		4			4						
WPY WPZ	R				4						
WPZ WR	R			VTP	4						
					4						
WS	R R				4						
WX	R		_		4						
WXXOR	R				4						
WY	-		_		4						
WYYOR	R R				4						
WZ			-		4						
WZZOR	R	{ 4			4						
X		\ -			4						
XOR					4						
XP		} 4		·	4						
XPNFX	_	? 4			4						
YOR	F			L VTP L VTP	4						
YOR		} 4		L VTP	4						
YP	F			VTP	4						
YPNFY	-			L VTP	-						
Z		-	_	L VTP		<u>.</u>					
ZOR		-		L VTP							
ZP	-			1 VTP		<u>.</u>					
ZPNFZ	t	₹ 4	*	TAIL							

	TOTAL	Table C-3: Var	List
SIZE DIMN TOTAL	2,698 34,398 129,376	(Sheet 14 o	

SYMBOL	T	5	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
	_	-		DEGODE		for FRAME3
A		2		DECODE PRFMOD	2 4	(Sheet 1 of 32)
A		4		TSBNST	4	
A		4		TSBSNO	4	
A		4		TSEMOV	4	
A AOE		4		PREDGA	4	
AOM		4		PRESM	72	
AOU		4		PRLD	16	
AOUK		4		PRAUPD	4	
A1		4		VPAREA	4	
A1A		4		PRVP	360	
A1B		4		PRVP	360	
A1E		4		PREDGA	4	
A1F	R	4	1	VPAREA	4	
A1KFC	R	4	1	VPCFC	4	
A1M	R	4	18	PRESM	72	
AlU	R	4	4	PRLD	16	
Aluk	R	4		PRAUPD		
A2		4		VPAREA		
A2A		4		PRVP	360	
A2B		4		PRVP	360	
A2F		4	_	VPAREA		
	R			VPCFC	4	
A2OBJ		4		PROUT1		
A3		4		VPAREA		
ASF		4				
A3KFC		4			4	
AA		4			_	
AB ABSFAC		4		VPAREA EDGORD		
ABSFAC		2		GEN	8192	
ABSPRI				EDREL	1024	
ABVBK		2		PRVIS	2	
AC		4		VPAREA		
AE		4		TSTXEV		
AK		4		FIXDT	4	
AL		4		VIDPRO	4	
ALF	R			PLGVP	160	
ALFMAX	R	4	. 1	TSLODS	4	
ALFTL	R	4		LOCAL	8	
ALIM	R	4	-	PRVP	360	
ALL		₹ 4		PLGVP	160	
ALLTL		₹ 4	="	LOCAL	8	
ALM		₹ 4	_	PLGVP	160	
ALMTL		₹ 4		LOCAL	. 24	
ALPHA		₹ 4		TSLODY		
AM	I		-	PREBKU		
AM	1		-	PRFMOD FLG53	2	
AOBJL	. 1		_	PROUT2		
AOVERE			_	FLGS4	2 2	
AP1 AP1BK	1		_	PRVIS	2	
APIBK APINE	_		_	L PRFONI		
ULTHE	4	. 4	-			104

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
AP1P	- T	2	1	FLGS4	2	for FRAME3
AP1P2V		2		PRFONM	2	(Sheet 2 of 32)
APB		2		PRAPL	512	
APBG		2		PREDGA	2	
APT		2		PRAPL	512	
	R			PROUT1	8	
ARMAX		4		PRAREA	4	
ATEMP		4		TSEA	4	
ATT		4		FRM1	12	
AZIM		4		FRM1	4	
В		2		DECODE	2	
В		4		PRFMOD	4	
B		4		TSBNST	4	
В		4		TSBSNO	4	
В		4		TSEMOV	4	
BB		2		PRLD	6	
BBFO		2		PRFONM	2	
BBM		2		PRESM	36	
BBTM		2		PRFMOD	2	
BCK		2		PROUT2	2	
BCKOFF				PARSEL	4	
BCOL		4		RAMCOM	24	
BGCNT		2		PRCTRL	2	
BGNDFL				PROUT1	2	
BGNDSL				PROUT1	2	
BGRTFL				MODOUT	2	
BIGNO		4		PRAREA	4	
BKGB		2		PREDGA	2	
BKGC3		2		VPMLF	2	
BKGC3		2		VPSIMP	2	
BKGL	I			PREDGE	2	
BKGLTP				PRTPL	16	
BKGR		2		PREDGE	2	
BKGRTP				PRTPL	16	
BKGT	I			PREDGA	2	
BL	I	2	4	PRLD	8	
BLIM	R			PRVP	360	
BLM	I	2	18	PRESM	36	
BLNFLG	L	4	1	OPTNS	4	
BLOCK	C	1	1	WORK4	1	
BM	I	2	1	PRFBKU	2	
BM	I	4	1	PRFMOD	4	
BNX	I	2	1	PROUT1	2	
BNX	I	2	3	TSPD1	6	
BNXN	I	2	1	TSPD1N		
BNXP	I	2	1	TSPD1	2	
BP1BK	I	2	1	PRVIS	2	
BR	I	2	4	PRLD	8	
BRM	I	2	18	PRESM	36	
BT	I	2	3	PRLD	6	
BTFO	I					
BTM	I		18	PRESM	36	
BTOP	I	2	1	PRFMOD	2	165
						2

SYMBOL T S	DIMN# LOCATI	TOTAL#	Table C-4: Variable List
	200 DEDI	1200	for FRAME3
BUFF I 4		1280	(Sheet 3 of 32)
BUFF I 4		1280 1280	
BUFF I 4		1280	
C1 I 2		24	
C2 R 4		6	
C2 I 2			
C2N R 4		24	
C3 R 4		6	
C3 I 2		_	
C3N R 4		8	
		8	
· = ·		540	
CA I 2 CASE I 2		10	
CASE I 2		36	
CASELE I 2		30	
CASENO I 2		16	
CB I 2		540	
		6	
CBKG I 2		540	
CDN R 4			
		16	
CDSP1 R 4		16	
CE I 2			
CE I 2			
CFBB I 4		4	
CFBT I 4		4	
CHAN I 2		2	
CHANN I 2			
CHAZ I 2		6	
CHNSTA I 2			
CL I 2			
CLLI R 4		4	
CLRCH2 I 2		r 16	
CLRCH4 I 4			
CLT I 2		240	
CLUCEN R 4		768	
CLUMAP I 2		36	
	4 3 TSPD11	N 12	
	1 RAMOU	r 4	
	4 1 RAMSE	r 4	
CNSP1 R	4 12 TSDBN	48	
· · ·	4 12 TSINC	48	
co I a	2 90 PRVP	180	
	4 200 GEN	800	
COLFLG I	2 1 ARIN	2	
COLOR2 I	2 260 RAMSE		
	2 1 ARIN	2	
	4 130 RAMSE		
COM R		8	
CORCX I	4 1 WORK4	4	166

SYMBOL	T	5	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
CORCY	-	4	1	WORK4	4	for FRAME3
CORCZ		4		WORK4	4	(Sheet 4 of 32)
CORLAT				WORK4	4	
CORLON			-	WORK4	4	
CS	I	2		PRVP	180	
CSI		2		WORK4	2	
CTLWD		4		WORK11	4	
CTLWRD				WORK15	80	
CUMMUL				WORK4	2	
CURMAP				WORK6	160	
CV		4		FRM1	4	
CW		4		FRM1	4	
D.AA		4		CXMAP	4	
D.AA		4		DECODE	4	
D.AA		4		EDGGEN	4	
D.AA		4		FRAMES	4	
D.AA		4		MODSET	4	
D.AA		4		ORDER	4	
D.AA		4		OVERID	4	
D.AA	I			PRAUPD	4	
D.AA		4		PRCLR	4	
		4		PRELOD	4	
D.AA		4		PRELUD	4	
D.AA		4		PRTPLU	4	
D.AA		4		PTLSIT	4	
D.AA		4		PUT	4	
D.AA					4	
D.AA		4		RAMOUT	4	
D.AA		4		RAMSET STPED	4	
D.AA		4		STPLT	4	
D.AA		4			4	
D.AA D.AA		4			4	
D.AA		4			4	
D.AA	I					
D.AA		4				
D.AA		4			4	
D.AA		4				
D.AA		4		TSMUX	4	
D.AA		4				
D.AA		4				
D.AA		4				
D.AA		4				
D.AA	Ī				4	
D.AA		4				
D.AA		4			4	
D.AA		4			4	
D.AB	Ī			CXMAP	4	
D.AB		4		ORDER	4	
D.AB		4		PRAUPD		
D.AB	I			PRELOD		
D.AB		4				
D.AB	I					
D.AB	Ī				4	
	_	•				107

SYMBOL '	T S	DIMN	#	LOCATI	TOTAL#	Table	C-4:	Varia	ble	List
			-				for	FRAME	5	
	I 4			TSEDA	4		(Shee	t 5 of	32)	
	I 4			TSEDGR	4 4					
-	I 4			TSEMOV TSINIT	4					
	I 4			TSLODS	4					
	I 4 I 4			TSMUX	4					
	I -			TSPINC	4					
	I 4			TSSHAD	4					
	I 4			TSTXMD	4					
	ī	_		VPAINC	4					
	Ī			VPLTC	4					
	ī			VPMLF	4					
_	I			VPAINC	4					
	I	4	1	CXMAP	4					
	I	4	1	ORDER	4					
D.BA	I	4		STPED	4					
D.BA	I	4	1	TSBSNO	4					
D.BA	I		1	TSINIT	4					
D.BA	I		1	TSLODS	4					
	I		1	TSMUX	4					
	I		1	TSPINC	4					
	I		1							
D.BA	I		1							
D.BA	I			VIDPRO						
D.BA	I			VPSIMP ORDER	4 4					
D.BB	I			STPED	4					
D.BB	I I			TSMUX	4					
D.BB D.BB	Ī			TSPINC	_					
D.BB	Ī			VPSIMP						
D.CA	Ī			TSINIT						
DA	R			PRAUPD						
DA	R			TSVPFD						
DADJ	R			PRLD	16					
DADJA	R		30	PRVP	360					
DADJB	R		90	PRVP	360					
DADJE	R			PREDGA						
DADJM	R	4 1		PRESM	72					
DADJO	R			PROUT1						
DB	R		1							
DDA		4		TSVPFD						
DDB		4		TSVPFD						
DELI	R	4		EDGGEN PATPRO						
DELTI	R R	4		PATPRO						
DELTJ DEVICE		2		RAMSET						
DEVICE DF343	R	4	1							
DHDR	I	4	_	FRM3	4					
DI	Ŕ	4	1		4					
DIDJ	R	4		TSEA	4					
DIL	.3			TSEDA	4					
DIR	R	4	1	TSEDA	4					
DJ	R	4	1	TSEDA	4			168		

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
DJ1	R	- 1	1	TSEA	4	for FRAME3
DJ1 DJ2	R		1	TSEA	4	(Sheet 6 of 32)
DJBOT			1	TSEDA	4	
DJMAX	R		1	TSEA	4	
DJMIN	R		1	TSEA	4	
DJN	R		1	TSBSNO	4	
DJTOP	R		1	TSEDA	4	
DOUT	R	4	1	TSLOD	4	
DP	R	4	12	TSLODV	48	
DP1	R	4	1	TSLODS	4	
DP2	R		1	TSLODS	4	
DPJ	R			TSBND	24	
DPJM1	R			TSBND	24	
DPJP1	R			TSBND	24	
DPJX	R		1	TSDBN	4	
DPL		4		TSBND	12	
DPLM1	R			TSBND	12	
DPLP1		4		TSBND	12	
DPMAX		4	1		4 8	
DPSUM		4		TSOUT	4	
DRA		4		VPFADE VPFADE	4	
DRB	ĸ	4 2		DECODE	24	
EC ECASE	I			TSBNSF	6	
ECWL	I			CXMAP	4	
ECWL	I			STPED	4	
ECWL	Ī			STPLT	4	
EDGENO				NSEDGE	4	
EDGENO	Ī			PREDGR	4	
EDGENO	I			PROUT	4	
EDGFLG	L	4	1	OPTNS	4	
ED₩	R	8	1	INIT3	8	
EEA	I	2	1	PRFMOD		
EEB	I			PRFMOD		
EEM	I	2	18	PRESM	36	
EGF	I	4		TSTXMD		
EHDR	I	4			4	
EJ	I	2		PRLD	8	
EJE	I					
EJL	R		_			
EJLEFT		_		NSEDGE PRESM	2 36	
EJM EJR	I R					
EJRTP	R		_	PREPL	32	
ELEV	R	_			4	
ENVBLK	-		_		2	
EOF	Ī				4	
EPRA	Ī					
EPRAB	I				. 2	
EPRAT	I	2	. 1			
ERRMSG	I	4	. 1	MISC	4	
ESMB	I		: 8	PRESMI		
F1RFLG	L	4	: 1	OPTNS	4	169

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
FA	_ T	2	1	PRLD	2	for FRAME3
FA3		4		PRFBKM	4	(Sheet 7 of 32)
FACE	I	2		COLOR	2	
FACE	Ī	2		TSPD1	2	
FACEDP		3		WORK4	256	
FACEL		4		NSTABL	1024	
FACELF				NSEDGE	2	
FACEN	Ī	2		TSPD1N	2	
FACER		4		NSTABL	1024	
FACERT				NSEDGE	2	
FACESP				NSEDGE	8	
FACEV	I	2		WORK4	1200	
FACEXT		2		WORK4	1200	
FACLUS				WORK4	256	
FACNCL				WORK4	256	
FACNED				WORK4	256	
FACOLR				WORK4	256	
FACTEX				WORK4	256	
FADFLG				OPTNS	4	
FANUM		2		WORK11	2	
FB	Ī	2		PRVP	540	
FBITS		2		WORK11	2	
FBKENB				PRFBKD	2	
FBKENT				PRFBKD	2	
FBKWBT				PRFBKD	2	
FBKWTP				PRFBKD	2	
FBLEN	Ī			WORK11	2	
FBLEND				WORK4	256	
FBSUN		2		COLOR	2	
FBTM		4			4	
FCENX		4		WORK11	4	
FCENY	R	4	1	WORK11	4	
FCENZ	R	4	1	WORK11	4	
FCLUST	I	2	1	WORK11	2	
FCOEF	R	4	3	VPFADE	12	
FCOLR	I		1	WORK11	2	
FDSLCT	I	2	3	PROUT1	6	
FE	I	2	1	TSEDGF	2	
FEAT	I			COLOR	2	
FEATN	I	2	1	WORK11	2	
FEDGPT	I	2	1	WORK11	2	
FEFLG	I	2	1	PREDGA	2	
FELE	I	2	1	TSBNSF	2	
FEM	I	2	18	PRESM	36	
FEME	I	2	1	TSBNSF	2	
FFA	R	4	1	VPFADE	4	
FFB	R	4	1			
FHEIGH	R	4				
FIB	R	4	256	PRFBKM		
FIBFO	R	4	. 1			
FIL	R		_	-		
FIL	R			PRLD	16	
FIL	F	4	. 1	PTLSIT	4	170

SYMBOL	Т	S	DIMN#	LOCATI	TOTAL#	Table C-4: Variable
	_	-		22222		for FRAME3
FILE	R			PREDGE	4.	(Sheet 8 of 32)
	R			ARIN	4	
FILM		4		PRESM	72	
FILP				ARECAL	4	
FILSZ				ARECAL	4	
FIR	R	4		PRLD	16	
FIRE				PREDGE	4	
FIRM		4		PRESM	72	
FIT	• -			PRFBKM	1024	
FITFO		4	_	PRFONM	4	
FJL		4		ARECAL PRAREA	4	
FJL		4		ARECAL	4	
FJLP		4		LOCAL	8	
FJLPZ		4		PRAUPD	4	
FJN	R			PRACEA	4	
FJR	R			PRAKEA	16	
FL	I	4 2	1	TSEDGF	2	
FLE	I	2		TSBNSF		
FLEX	I		1	PRESM	72	
FLM	I	4	18		4	
FLONGX			1		4	
FLONGY		4	1	WORK11	4	
FLONGZ	R			VPCFC	12	
FMC	r I	_	1		2	
FNEDGE	_		_		4	
FNORMX FNORMY						
FNORMZ						
FNXTCL						
FOPG	R				4	
FOPS	R				4	
FORI	R					
FORI	R					
FORI	R				4	
FORI	R				4	
FORI	R					
FORI	R					
FORI	R			PRINIT	4	
FORI	R				4	
FORI	R				4	
FORI1	R	4	. 1	TSBSNO	4	
FORI1	R	4	1	TSDBN	4	
FORI1	R		. 1	TSEMOV	4	
FORI1	R		. 1	TSESP	4	
FORI1	R	≀ 4	1	TSLODS	4	
FORILX			1	TSEMOV	4	
FORI1X		₹ 4	1	TSESP	4	
FORI2	F	₹ 4	1	TSBSNC	4	
FORI2	F	₹ 4	1	TSDBN	4	
FORI2	F	₹ 4	1			
FORI2X	(F	? 4	1			
FORI2X	(F	₹ 4	1		4	
FORIE	F	₹ 4	1	PATPRO	4	171

Variable List

SYMBOL	т	s	DIMN#	LOCATI	TOTAL#	Table C-4: Variable List
	_	_				for FRAME3
FORIG	R	4	1	PATPRO	4	(Sheet 9 of 32)
FORII	R	4	1	PRELOD	4	(5.0.5.5) (2.5.5)
FORIP	R	4	1	TSESP	4	
FORIS	R	4	1	TSESP	4	
FORIT	R	4	1	NSRSLV	4	
FORJ	R	4	1	INIT3	4	
FORJ	R	4	1	NSRSLV	4	
FORJ	R	4	1	TSSHAD	4	
FORJ	R	4	1	VPSIMP	4	
FORJJ	R	4	1	TSINIT	4	
FORK	R	4	1	EDGORD	4	
FORK	R	4	1	NSRSLV	4	
FORK	R	4	1	TSEDA	4	
FORK	R	4	1	VIDPRO	4	
FORK	R	4	1	VPSIMP		
FORK	R	4	1	VPTEX	4	
FORK	R	4	1	WNDDMP	4	
FORKK	R		1.	TSINIT	4 4	
FORLL	R		1	TSINIT WNDDMP	4	
FORN	R		1	COLOR	4	
FOUND FP	L	4 2		DECODE	24	
FPRIO	I	2	1		2	
FR	I	4		PRLD	16	
FRAD	R		1		4	
FRB	I			PRLD	12	
FRBM	I	4		PRESM	72	
FRFOB	Ī		1		2	
FRFOT	Ī			PRFONM	2	
FRM	Ī				72	
FRT	Ī	4			12	
FRTM	Ī				72	
FSHORT		4			4	
FSURF	R			VPFADE	4	
FSZ		4		ARECAL	4	
FSZ	R			PTLSIT	4	
FTOP	I	4	1	PRFMOD	4	
FVISED	Ι	4	1	PRCTRL	4	
FVORD	I	2	128	WORK4	256	
FVPG		4			4	
FVPS		4			4	
FWPG		4			4	
FWPS		4			4	
GCOL	I			RAMCOM	24	
GND	I			VPFM	6	
HALFNA		_		NSOUT	184	
HALFNA		_		PROUT	188	
HAZCOR		4			4 6	
HAZG	I			VPFM VPFM	6	
HAZS	I					
нвв Нвт	I					
HDRSW	I			NSEDGE		470
UNYOW	1		. 1	1436006	2	172

SYMBOL T S DI	MN# LOCATI	TOTAL#	•	Variable List
HEF I 2	3 TSPD1	6		FRAME3
HEFN I 2	1 TSPD1N	2	(Sheet	10 of 32)
HFIB R 4	1 PRFONM	4		
HFIT R 4	1 PRFONM			
HFLE I 2	1 TSEDGF			
HFLEX I 2	1 TSBNSF	2		
HFOV R 4	1 FRM1	4		
HFRFOB I 2	1 PRFONM			
HFRFOT I 2	1 PRFONM			
	800 WNDDMP			
HICLUS C 1	1 WORK4	1		
HMLFOB I 2	1 PRFONM			
HMLFOT I 2	1 PRFONM			
HMPFOB I 2	1 PRFONM			
HMPFOT I 2	1 PRFONM			
HMRFOB I 2	1 PRFONM			
HMRFOT I 2	1 PRFORM			
HNA I 2	92 VPAINC			
HOSFOB I 2	1 PRFONM			
HOSFOT I 2	1 PRFONM			
HRZFLG I 4	1 PROUT	4		
HTSFOB I 2	1 PRFONM			
HTSFOT I 2	1 PRFONM			
HUB I 2	1 PRFONM			
HUT I 2	1 PRFONM			
I I 2	1 COLOR	2		
I I 4	1 CXMAP	4		
I I 4	1 DECODE	_		
I I4	1 EDGGEN			
I I 4	1 EDGORD			
I I 4	1 INIT3	4		
I I4	1 MODSET	4		
I I 4	1 MODULA			
I I4	1 NSOUT	4		
I I 4	1 NSRSLV	4		
I I 4	1 ORDER	4		
I I4	1 PARSEL	, 4		
I I 4	1 PATPRO) 4		
I I 4	1 PRCLR	4		
I I 4	1 PRDMP	4		
I I 4	1 PRINIT	• 4		
I I 4	1 PRIRSV	4		
I I 4	1 PROUT	4		
I I 4	1 PTLGEN	1 4		
I I 4	1 PTLSIT	4		
I I 4	1 PUT	4		
I I 4	RAMOUT	4		
I I 4	1 RAMSET			
I I 4	1 REED	4		
I I 4	1 STPED	4		
I I 4	1 STPLT	4		
I I 4	1 TSEA	4		
I I 4	1 TSEDGF	₹ 4		173

	SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table C-4:		List
I I 4 1 VPSIMP 4 I I 1 4 1 VPSIMP 4 I I 1 4 1 WNDDMP 4 IO I 1 4 1 FRM1 4 IO I 1 4 1 FRM1 4 II I 1 4 1 ARIN 4 II I 1 4 1 NSRSLV 4 II I 1 4 1 TSBNO 4 II I 1 4 1 TSCOS 4 II I I 4 1 TSCOS 4 II I 1 4 1 TSCOS 4 II I 1 4 1 TSCOS 4 II I 1 5 1 1 TSCOS 5 II I 1 1 TSCOS 6 II I 1 1 TSCOS 7 II I 1 1 TSCOS 8 II I 1 TSCOS 8 II I 1 TSCOS 9 II I 1	T	T	4	1	VPI.I.T	4			
I I 4 1 VMDDMP 4 IO I 4 1 FRM1 4 IO I 4 1 FRM1 4 IO I 4 1 VMDDMP 4 II I 4 1 ARIN 4 II I 4 1 ARIN 4 II I 4 1 ARIN 4 II I 4 1 TSESNO 4 II I 4 1 TSESNO 4 II I 4 1 TSESSNO 4 II I 4 1 TSESSP 4 II I 5 1 TSESSP 4 II I 7 TSESSP 7 II I 7 TSESSP 8 II I 8 1 TSESSP 8 II I 8 1 TSESSP 9 II I 9 TSESSP 9 II I 9 TSESSP 9 II 1							(Sneet	11 01 52)	
I I 4 1 WNDDMP 4 IO I 4 1 FRM1						4			
IO									
IO I 4 1 VPLLI 4 II I 4 1 ARIN 4 II I 4 1 NSRSLV 4 II I 4 1 TSBSNO 4 II I 4 1 TSESPN 4 II I 4 1 TSEMOV 4 II I 4 1 TSESP 4 II I 4 1 TSEMOV 4 II I 4 1 TSESP 4 II 1 4 1 T									
II						_			
II									
I1						=			
I									
I1									
I1									
11						=			
112									
I1X						_			
I1X									
12									
12									
12									
12									
12									
12									
12									
12X									
12X									
13									
IABSAD I 4 1 MODSET 4 IABSAD I 4 1 SETRD 4 IAC I 4 1 PRESEL 4 IALL I 4 1 PRTPLU 4 IALR I 4 1 PRTPLU 4 IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAP I 4 1 PRAPLU 4 IAP I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4									
IABSAD I 4 1 SETRD 4 IAC I 4 1 PRESEL 4 IALL I 4 1 PRTPLU 4 IALR I 4 1 PRTPLU 4 IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAP I 4 1 PREDGA 4 IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4 <									
IAC I 4 1 PRESEL 4 IALL I 4 1 PRTPLU 4 IALR I 4 1 PRTPLU 4 IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAP I 4 1 PRAPLU 4 IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IARG I 4									
IALL I 4 1 PRTPLU 4 IALR I 4 1 PRTPLU 4 IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAP I 4 1 PREDGA 4 IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IARG I 4 1 PREDGA									
IALR I 4 1 PRTPLU 4 IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAPB I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 1 PREDGA 4 IAPT I 1 PREDGA 4 IARG I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 PUT 4									
IAOB I 2 90 PRVP 180 IAOBI I 4 1 VPMLF 4 IAP I 4 1 PRAPLU 4 IAP I 4 1 PREDGA 4 IAP1 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT1 I 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 PUT 4 IARG I 4 1 SETFIL 4						_			
IAOBI I 4 1 VPMLF 4 IAP I 4 1 PRAPLU 4 IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARC I 4 1 PREDGA 4 IARG I 4 1 PREDGA 4 IARG I 4									
IAP I 4 1 PRAPLU 4 IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARC I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAP1 I 4 1 PREDGA 4 IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETFIL 4 IARG I 4 1 PREDLU 4 IARC I 4 1 PREDCA 4 IARC I 5 1 PREDCA 4 IARC I 6 1 PREDCA 4 IARC I 7 PREDCA 4 IARC I						-			
IAP2 I 4 1 PREDGA 4 IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IARG I 4 1 REEDGA 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARR I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IARG I 4 1 PRTPLU 4 IARG I 4						-			
IAPB I 4 1 PREDGA 4 IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAPB1 I 4 1 PREDGA 4 IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAPB2 I 4 1 PREDGA 4 IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 PUT 4 IARG I 4 1 PUT 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAPC I 4 1 PREDGA 4 IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARG I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IARR I 4 30 CXMAP 120				_					
IAPT I 4 1 PREDGA 4 IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARG I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAPT1 I 4 1 PREDGA 4 IAPT2 I 4 1 PREDGA 4 IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARG I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IAPT2 I 4 1 PREDGA 4 IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARC I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120				_					
IARG I 4 1 MODSET 4 IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IARG I 4 1 PUT 4 IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IARG I 4 1 REED 4 IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IARG I 4 1 SETFIL 4 IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IARG I 4 1 SETRD 4 IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120						-			
IARL I 4 1 PRTPLU 4 IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IARR I 4 1 PRTPLU 4 IB I 4 30 CXMAP 120									
IB I 4 30 CXMAP 120						_			
IB K4 I EDGGEN 4 174									
	18	H	9	. 1	. EDGGEN	. 3	1	74	

SYMBOL T	S	DIMN#	LOCATI	TOTAL#	Table C-4:	Variable	List
	-					FRAME3	DISC
IB I	2		PRLD	8		12 of 32)	
	4		STPED	120	(,_,	
	4		STPLT	4			
IBA I			PREDGA	2			
IBC I			PRESEL	4			
IBF I			ARECAL	4			
IBF I			EDGGEN	4			
IBKG I			VPILN	4			
	4			4			
IBLU I			PROUT1	6			
IBM I			PRESM	36			
	4			4			
	4		DECODE TSPINC	4 4			
	4			2			
IBTM I		1	PREDGA	16			
	2			4			
	4			2			
	2			4			
_	. 4			4			
_	. 4			4			
	2			2			
	4			4			
	4	_	CXMAP	4			
	[4		EDGGEN	4			
	4			4			
	[4		PRIRSV	4			
-	4	1	PTLGEN	4			
	[4	1	PTLSIT	4			
ICLOS I	[4	1	STPED	4			
ICLOS 1	[4			4			
ICLOS 1	I 4		VIDPRO				
ICLRIX I	I 4		PRTPLU				
	I 4		FRAMES				
	I 4		NSRSLV	_			
	I 4						
	I 4			4			
	I 4						
	I 2			2			
	I 2 I 2			2			
	1 2 I 4	_		4			
	1 7 I 4	=					
	I 4			4			
	I 4			4			
	I 4	_	STRIP	400			
	I 4		STRIP	1600			
	I 4		FRAMES	4			
	I 2	2 1	DECODE	2			
	I 4	i 1	PREDGA				
IEQ	I 4	1	PRTPLU				
IESMA	I 4	1 8	RESMI				
IESMB	I 4	1 8	RESMI	32		175	

SYMBOL T S D	IMN# LOCATI	TOTAL#	•	Variable List
IFACE I 4	1 ARIN	4		FRAME3 13 of 32)
IFACE2 I 4	1 ARIN	4	(bliee c	1) 01)2)
IFACEL I 4	1 PREDGE	4		
IFACER I 4	1 PREDGE	4		
IFACL I 4	200 GEN	800		
IFACR I 4	200 GEN	800		
IFACX I 4	1 EDGORD	4		
IFBKB I 4	1 PRFBKD	4		
IFBKT I 4	1 PRFBKD	4		
IFD I 4	1 PREDGA	4		
IFLG I 2	1 EDGGEN	2		
IFLG I 2	1 FRAMES	2		
IFLG I 2	1 INIT3	2		
IFLG I 4	1 PRIRSV			
IFLG I 2	1 PTLSIT	2		
IFLG I 4	1 STPED	4		
IFLG I 2	1 STPLT	2 2		
IFLG I 2 IFLS I 4	1 WNDDMP 1 NSRSLV			
	1 PRFONM			
IFOB I 4 IFOT I 4	1 PRFORM			
IFPRI I 2	4096 FACPR	8192		
IFRBTM I 4	256 PRFBKM			
IFRS I 4	1 NSRSLV			
IFRTOP I 4	256 PRFBKM			
IFS I 4	1 VPFADE			
IFXLOD I 4	1 OPTNS	4		
IGRN I 2	3 PROUT1	6		
IHDT I 4	1 FRM3	4		
IHORIZ I 2	1 VPFDC	2		
IHP1 I 4	1 PREDGA	4		
IHP2 I 4	1 PREDGA			
IHP3 I 4	1 PREDGA			
IHRZ I 4	1 NSEDGR			
II I 4	1 ARIN	4		
II I 4	1 PRELOD			
II I 4	1 TSEDA	4		
II I 4	1 TSEMOV			
II I 4	1 TSINIT 1 TSTXMD			
II I 4	1 TSTXMD 1 TSTXMD			
IJ I 4 IJ I 4	1 WNDDMP			
- -	1 PREDGA			
IJLE I 4 IJLM I 4	18 PRESM	72		
IJRE I 4	1 PREDGA			
IK I 4	1 TSESP	4		
IL I 4	1 CXMAP	4		
IL R4	100 STRIP	400		
IL I 2	1 TSCTRL			
ILE I 4	1 PRFBKU			
ILEFT I 4	1 TSTXMI	4		
ILFAC I 4	1 EDGGEN	1 4		
ILNE I 2	2 TSBNSF	. 4	•	176

SYMBOL T	5 DIMN#	LOCATI	TOTAL#	Table C-4:		List
ILOC I	a 1	NSRSLV	4	<u> </u>	FRAME3	
ILOD I		TSTXMD	4	(Sneet	14 of 32)	
ILOD1 I		TSTXMD	4			
		FRM3	4			
		PREDGA	4			
IMIN I		FRAMES	4			
IMOD I		ARIN	2			
IN I		AREA2	4			
	4 1		4			
	4 1	EDGGEN	4			
	4 1	ARIN	4			
INC I	4 1	STPED	4			
INC I	4 1	STPLT	4			
INC I	2 2	TSBNSF	4			
INDEX I	4 1	LR2	4			
INDEX I	4 1	SINGS	4			
INDEX I	4 1	TB2	4			
INDXE I	4 1	VPPTR	4			
INDXL I	4 1	VPPTR	4			
INEW I		PRESMI	4			
INIBF2 I	2 4	RAMSET	8			
INIBF4 I	4 2	RAMSET	8			
INITER I	4 1	PRCTRL	4			
INK1 I	4 1	TSTXMD	4			
INK2 I	4 1	TSTXMD	4			
INT I	4 1	ARECAL	4			
INT I	4 1	PRESEL	4	~		
INT I	4 1	PRIRSV				
INT I	4 1	PRTPLU	4			
INT I		PTLSIT	4			
INT I	_	TSEA	4			
IO I		ARIN	4			
IOBJ I	_	ARIN	4			
		DECODE				
		TSESP	4			
	4 1					
		TSEDA	4			
		PRESMI				
IP1B I	_	PRESMI	4			
IP2 I	_	. TSEDA	4			
		PRESMI				
IP2B I		PRESMI				
IP3 I		TSEDA	4			
IP4 I	_	TSEDA	4			
IPATH I		TSMUX	4 8			
IPES I		TSEDGF				
IPFLG I		PRCTRL	4			
IPLGER I		L PREPD L PRTPLU				
IPLQL I IPLQR I	_	L PRIPLU L PRTPLU				
	-	TSTXMD				
- · ·		151XMD 1 PRESMI				
IPR I IPRB1 I		L PREDGA			77	
TEUDI I	-	. FUEDGU	, ™a	٦	77	

SYMBOL .	T -	s	DIMN#	LOCATI	TOTAL#	Table	-	Variable	List
IPRB2	I	4	1	PREDGA	4	/ (FRAME3	
	Ī	2		TSCTRL	2	()	Sneet	15 of 32)	
	I	4		TSTXMD	4				
IPRIL	I	4	1	PREDGE	4				
	I	4		PREDGE	4				
IPROC	I	4		MODSET	4				
IPROC				PUT	4				
IPROC			1	REED	4				
IPROC	I	4	1	SETRD	4				
IPRQL	I	4	1	PRTPLU	4				
IPROR	I	4	1	PRTPLU	4		•		
IPRS	I	4	1	NSRSLV	4				
IPRT1	I	4	1	PREDGA	4				
IPRT2	I	4	1	PREDGA	4				
IPUP1A	I	4	1	PROUT	4				
IPUPA	I	4	1	PREDGA	4				
IR	I	4	1	CXMAP	4				
	R	4	100	STRIP	400				
IR	I	2	1	TSCTRL	2				
IR	I	4	1	TSEA	4				
IRAE	I	4	1	PREDGA	4				
IRAP3S	I	4	1	PRP3S	4				
IRATP1	I	4	1	PREDGA	4				
IRATP2	I	4	1	PREDGA	4				
IREC	I	4	5	BFRI	20				
IREC	I	4	5	BFRM	20				
IREC	I	4	5	BFRO	20				
IRED	I	2	3	PROUT1	6				
IRET	I	4	1	LR2	4				
IRFAC	I	4	1	EDGGEN	4				
IRFC	I	4	1	MODSET	4				
IRFC	I	4	1	PUT	4				
IRFC	I	4	1	REED	4				
IRFC	I	4	1	SETRD	4				
IRSW	I	4	1	TSTXMD	4				
IRX	I	4	1	MODSET	4				
IRX	I	4	1	SETRD	4				
IS	I	4	1	TSESP	4				
ISC1	I	4	1	DECODE	4				
ISC2	I	4	1	DECODE	4				
ISEC	I	4	1	FRAMES	4				
ISET	I		1	OVERID	4				
ISET	I	4	1	VPCFC	4				
ISET1	I	4	1	TB2	4				
ISET2	I		1	TB2	4				
ISET3	I		1	TB2	4				
ISHVUP	_	4	1		4				
ISTAT	I	_		MODSET					
ISTAT	I			PATPRO					
ISTAT	I	_	1		4				
ISTAT	I	_	1		4				
ISTAT		4			4				
ISTAT	I	4	1	REED	4		1	78	

	_	_	5.TVV#		TOTAL #			
SYMBOL	T -	S	DIMN#	LOCATI	IUIAL#	Table C-4:	Variable FRAME3	List
ISTAT	I	4	1	SETFIL	4		16 of 32)	
ISTAT		4		SETRD	4	(511660	10 01)2)	
ISTAT	I	4	1	VPLTC	4			
ISTIM		4		FRAMES	12			
ISWP	I	4	1	ORDER	4			
IT	R	4	1	EDGGEN	4			
IT	I	4	1	NSRSLV	4			
IT	I	2	4	PRLD	8			
ITA	I	2	1	PREDGA	2			
ITB	I	4	1	ARECAL	4			
ITC	I	4	1	TSTXMD	4			
ITEMP	I	4	46	WNDDMP	184			
ITEXC	I	4	100	STRIP	400			
ITF	I	4	1	ARECAL	4			
ITF	I	4	1	EDGGEN	4			
ITIM	I	4	3	FRAMES	12			
ITL	I	4	1	TSPINC	4			
ITM	I	4	8	FRM3	32			
ITM	I	2	18	PRESM	3 6			
ITMP	I	4	1	EDGORD	4			
ITMP	I	4	1	PRIRSV	4			
ITOP	I	2	1	PREDGA	2			
ITOPTP	I	2	8	PRTPL	16			
ITORB	I	2	1	PRTPLU	2			
ITP1	I	4	1	PREDGA	4			
ITP2	I	4	1	PREDGA	4			
ITP3	I	4	1	PRTPLU	4			
ITPF	I	4	1	NSEDGR	4			
ITPK	I	4			4			
ITPRIL	I	4	8	PRTPL	32			
ITPRIR			8		32			
ITR	I	4	1		4			
ITXS	I	4						
IU	I	4						
IU	I	4	1	TSDBN	4			
IU	I				4			
ΙU	I							
IU	I	_						
IU1	I	_						
IU1	I		_		4			
IU1	I							
IUP	I							
IUP	I				4			
IUP	I				4			
IV1	I							
IV2	I							
IV3	I							
IWL	I							
IX	I			BFRI	20			
IX	I			BFRM	20 20			
IX	I			BFRO	20 4			
IXCOL	1			. FRM3 . TSTXMD		_	170	
IXP	1	. 4	. 1	. ISIANL	• •	1	179	

SYMBOL	T	ຣ	DIMN#	LOCATI	TOTAL#	Table C-4:	Variable	List
IXTM	I	4	6	TXMAPS	24		FRAME3 17 of 32)	
IXX	I	4		STPLT	4	. (Sheet	17 01 727	
J	Ī	4		CXMAP	4			
J	Ī	4		DECODE	4			
J	Ī	4	1	EDGGEN	4			
J	I	4	1	INIT3	4			
J	I	4	1	NSOUT	4			
J	I	4	1	NSRSLV	4			
J	I	4	1	ORDER	4			
J	I	4	1	PRDMP	4			
J	I	4	1	PROUT	4			
J	I	4	1	PTLGEN	4			
J	I	4	1	PTLSIT	4			
J	Ī	4	1	STPED	4			
J	I	4	_	STPLT	4 4			
ī	I	4	1	TSEDGR TSMUX	4			
J ,	I	4	1	TSSHAD	4			
J J	I	4		VPLLI	4			
J	I	4	_	VPPTR	4			
J	I	_		VPSIMP	4			
JO	Ī			FRM1	4			
JO	Ī		_		4			
J1	I		1	MODSET	4			
J1	I	4	1	PRDMP	4			
J1	I	4	1	PUT	4			
J1	I	4			4			
J2	I	4	1	PRDMP	4			
JЗ	I		1		4			
JAE	I				4			
JAL	I				4			
JARG	I		_		4			
JARG	I				4			
JARG	I			REED	-			
JARG	I				4.			
JC1 JC2	R R							
JCURR	I							
JDADJO					2			
JE	I			PRVP	360			
JED	Ī				4			
JEFLG	I	4	200	GEN	800			
JEHDR	I	4	800	GEN	3200			
JEL.	1	: 4	. 1		4			
JEL.	1							
JER	1			JWIN	4			
JHDR	1			WNDDME				
JINDX	_	[2		LTORD	1024			
JINIT		. 4	_		4			
JJ	_	. 4	-	TSINI	f 4 400			
JL	F			STRIP S TSPD1	400			
JL		[2 [4				,	100	
JLEFT	4		200	, ייטווטו	_ 4763		180	

SYMBOL					TOTAL#	Table		Variable	List
71 74	- +			VIDPRO	4	,		FRAME3	
	I		-	PLGVP	4 160	(Sheet	18 of 32)	
- -				TSPD1N	2				
	I R			EDGGEN	4				
	I			NSRSLV	4				
				_	4				
JLS	I			WNDDMP	-				
		4		TSEA	4				
	I			TSEDGR	4				
		4		PATPRO	4				
		4		TSEA	4				
JMP1		4		PRLD	4				
JN		4		TSINC	4				
JN		2		TSDBN	4				
JND		4			-				
	I			TSCTRL	2 4				
JNM1		2		TSINC	_				
JPR		2		TSINC	4				
	I			TSCTRL	2				
JPROC		4		MODSET	4				
JR		4		STRIP	400				
JR	I			TSPD1	6				
JRCYC		4		TSCTRL					
JRCYCS		4		VPTEX	4				
JREC	_	4		MODSET	4				
JREC		4		REED	4				
JRFC		4		MODSET	4				
JRN		2		TSPD1N					
JRP	R			EDGGEN					
JSAV	I			VPTEX	4				
JSS₩	I			MISC	4				
JSTR	I			TSCTRL					
JTEXC	I			GEN	800				
JΧ	Ι			MODSET					
JX	I			PUT	4				
JX	I	4			4				
K	I	4	,		4				
K	I	4		_					
K	I	4							
K	Ι	4							
K	I	4							
K	I	4							
K	I	4			4				
K	I	4	1	-					
К	I	4	_						
K	I	4	_		4				
К	I		_	• •					
K	I	4	1	_					
ĸ	I			_					
K	I		. 1						
K	I		·		4				
K	Ι				4				
K	I				4				
K	I	4	. 1	TSEDA	4		,	181	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#		Variable	List
K	I	4	1	TSEDGR	4		FRAME3 19 of 32)	
ĸ		4		TSESP	4	(5		
K	I	4	1	TSMUX	4			
ĸ	I	4	1	TSSHAD	4			
K	I	4		TSTXMD	4			
K	I	4		VIDPRO	4			
K		4		VPAINC	4			
K		4		VPCFC	4			
K		4		VPFADE	4			
K	_	4		VPLTC	4			
K	_	4		VPMLF	4			
K		4		VPSIMP				
K	_	4		WNDDMP SAVELT	4			
K1 K1		4		VIDPRO	_			
K1 K1		4		VPLTC	4			
K2		4		SAVELT	- -			
K2	_	4		VPLTC	4			
K3	_	4		SAVELT	-			
кз		4		VPLTC	4			
KARG		4		MODSET	4			
KARG		4		PUT	4			
KB		4		DEVCOM	4			
KE		4		EDGORD	4			
KEDG	I	4		GEN	4			
KEDGM	I	4	1	EDGGEN	4			
KEG	I	4	1	WNDDMP	4			
KGND	R	4	1	VPFM	4			
KI	R	4		FRM1	4			
KIJ		4		FIXDT	16			
KINDX		2		EDORD	1024			
КJ		4		FRM1	4			
КJ		4		VPMLF	4			
КJ	I	_		VPSIMP				
KK	I	_		TSINIT				
KLFAC	I	_		GEN	1600 64 \cap			
KLHDR KLIM	I	-		GEN EDGGEN				
KLIM	I			EDGGEN				
KLIT	I			GEN	4			
KLOD	Ī			FIXDT	4			
KLTAB	R			FIXDT	64			
KNT	I			STPED	4			
KNT	I	4	1	STPLT	4			
KP	I	4		PRAUPD	4			
KPX	R	4	3	WORK11	12			
KPY	R	4		WORK11				
KPZ	R			WORK11				
KRASH	I			VPFM	2			
KRFAC	I			EDREL	4			
KS		4		FRM1	4			
KSKY		4		VPFM	4			
KUVW	R	4	. 6	FIXDT	24	•	182	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#	Table	C-4:	Variable	List
	-	-						FRAME3	
L	I	4		CXMAP	4	()	Sheet	20 of 32)	
		2	1	DECODE	2				
L		4	1	-	4				
L	_	4	1		4				
L	I	4	1	PRDMP	4				
L	I	4	1	PTLGEN	4				
L	I	4	1		4				
L	I	4	1	TSESP	4				
L		4	1		4				
LO		4		VPLLI	4				
L0110		2	1	PREEFS	2				
L1	I		1	TSESP	4				
L1001	I		1		2				
L2	I		1	TSESP	4				
LЗ	R			ORDER	2048				
L3	I		1	TSESP	4				
LADR				VFLTC	4				
LARG	I			MOLSET	4				
LAYREC	I			WORK4	2				
LCOL	I			GEN	1600				
LDA	I	2		PREDGA	2				
LDB	I	2		PREDGA	2				
LE	I	2			2				
'JE	I	2		WORK	3168				
FC	Ι			VPMLF	4				
LMP	Ι	2		FRM3	2				
LEDG	I			NSOUT	4				
LEDG	I			PATPRO					
LEDG	I			PROUT	4				
LEFT	I	4		MODSET					
LEFT	I	4		PUT	4				
LEFT	I	4		REED	4				
LEFT	I	4			4				
LEFT	I	4		WNDDMP					
LEND	I	2	_						
LENE	I	2							
LEOFS	I				4				
LEOFS	I			. VPMLF					
LEOFS	I	4		VPSIME	2				
LET	I	2		. VPMLF					
LET	I	2			4				
LETOT	Ī		='						
LFAC	Ī	4	-						
LFACN	I			PTLSET	200				
LFDT	I	4	=	L WORK4	2				
LFREE2			-	PTLSET					
LHDR	I			VPLLI	4				
LI	I			L WNDDMF					
LIM	I			L VPAIN					
LIMED	I		_	L STPED	4				
LIMEDG				STPLT	4				
LIMLIT LIMLT	'I I		_	L STPLT	4			107	
CIMEI		-	•	T AEDIO	•			183	

SYMBOL T S D	IMN# LOCATI	TOTAL#		Variable List
LITC I 4	50 PTLSET	200		FRAME3
LITLIM I 4	1 PTLGEN	4	(Sheet	21 of 32)
LITLUN I 4	2 PTLNAM	8		
LITSZ R 4	50 PTLSET	200		
LJ I 4	1 VPLLI	4		
LL I4	1 TSINIT	4		
LLDT I 4	2 FRM3	8		
LLFENB I 2	1 PRFBKD	2		
LLFENT I 2	1 PRFBKD	2		
LLFLG I 4	1 VPLLI	4		
LLIM I 4	1 SAVELT	4		
LLOC I 4	1 NSRSLV	4		
LMEM1 I 4	1 LTC	4		
LMEM1 I 4	1 VPAINC	4		
LMIN I 4	1 VPLLI	4		
LMLM1 I 4	1 VPLTC	4		
LN I 4	1 MISC	4		
LNA I 4	1 PTLSIT			
LNB I 4	1 FRM3	4		
LNC I 4	1 EDGGEN	4 4		
LNE I 4	1 FRM3 1 EDGGEN	=		
LNSP R 4				
LNST R 4	1 EDGGEN 1 MISC	4		
LO I 4	2 DCOUT	4		
LOB I 2 LOC I 4	1 NSRSLV			
	1 OPTNS	4		
LOCFLG L 4 LOD I 4	12 TSLODV			
LOD C 1	1 WORK4	1		
LODF I 4	13 TSTXMD			
LODMOD L 4	1 OPTNS	4		
LODS I 4	1 TSPING	4		
LODT I 4	16 TSLOD	64		
LOWPRI I 4	1 PRTPLU	4		
LP I 4	1 DEVCOM	4		
LPA I 2	90 PRVP	180		
LPB I 2	90 PRVP	180		
LPCT I 4	1 MODSET			
LPCT I 4	1 PUT	4		
LPCT I 4	1 REED	4		
LPL I 4	40 PLGVP	160		
LPLT I 4	1 PTLGEN			
LPN I 4	1 PTLGEN			
LPRA I 4	1 PRTPLU	J 4 4		
LRF I 2	2 DCOUT 1 TSTXMI			
LSB I 4 LSBM I 4	1 TSTXMI			
LSBSM I 4	2 TSTXM			
LSBX I 4	3 TSTXMI			
LSIZ I 4	40 PLGVP	160		
LSP I 4	1 MISC	4		
LST I 4	1 MISC	4		
LSTLEN I 2	1 PREDG	A 2	,	184

SYMBOL T S DI	MN# LOCATI	TOTAL#	Table C-4:		List
LSZP I 4	1 PTLSIT	4		FRAME3	
LTCMP I 2	1 FRM3	2	(Sheet	22 of 32)	
LTLIM I 4	1 PTLSIT				
LTOT I 4	1 VPPTR	4			
LTPR I 2	2 PROUT2	-			
LUNE I 4	1 VPPTR	4			
LUNED I 2	2 LUNEDG	-			
LUNL I 4	1 VPPTR	4			
LUTSE2 I 2	4 RAMSET	-			
LUTSE4 I 4	2 RAMSET	8			
LZE I 4	1 FRM3	4			
L2L I 4	1 FRM3	4			
M I 4	1 CXMAP	4			
n I 4	1 ORDER	4			
M I4	1 PRDMP	4			
M I 4	1 PUT	4			
M I4	1 STPED	4			
n I4	1 STPLT	4			
M I 4	1 TSESP	4			
M I 4	1 WNDDMP	_			
M1 I 4	1 TSTXMD				
M2 I 4	1 TSTXMD				
M3 I 4	1 TSTXMD				
	2048 CXMAP	4096			
	LO24 CXMAP				
	1024 STPED	4096			
	1024 STPLT	4096			
MAPC I 2	6 TSPD2	12			
	2048 STPED	4096			
	2048 STPLT	4096			
MAPSET I 4	1 TSTXMD				
MAX I 4	1 VIDPRO				
MAXDIS R 4	64 WORK17				
MAXLOD I 4	1 TSLODS				
MAXLYR I 4	1 WORK21				
MAXPRI I 4	1 PRAPLU				
MAXRNG R 4	8 MISC	32			
MAXTP I 4	1 PRTPLU				
MB I 2	270 PRVP	540			
MBK I 4	1 VPCFC	4			
MC I 4	6 TXMAPS	24			
NCP I 4	1 TSTXMD	4			
MDFNO I 4	1 LR2	4			
MDFNO I 4	1 SINGS	4			
MDFNO I 4	1 TB2	4			
NDSLCT I 2	3 PROUT1				
ME I 2	1 TSEDGF				
NELE I 2	1 TSBNSF				
MEME I 2	1 TSBNSF				
MIN I 4	1 VIDPRO	4			
MINRNG R 4	8 MISC	32			
NJ I 4	1 VPMLF	4			
MJ I 4	1 VPSIMP	4	•	185	
				-	

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table		Variable	List
MK	R	4	1	FIXDT	4	(FRAME3	
ML		2		PRLD	6	(Sneet	23 of 32)	
			256	PRFBKM	512				
	I	2	256	PRFBKM	512				
MLFLG	I	4	1	PRTPLU	4				
MLFOB	I	2	1	PRFONM	2				
MLFOT	I	2		PRFONM	2				
MLM				PRESM	36				
MM				TXMAPS					
MMPOS		4		OPTNS	4				
MMW		4		TXMAPS					
MNEG		4		VPSIMP	4				
MODATA				TSESP	4				
MODFLG				PROUT1	2 4				
MODJ		4		TSPINC	2				
MODL		2		PREDGE TSPD1	6				
MODL MODLFT		2		PROUT1	4				
MODLE		2		TSPD1N	2				
MODEN				PREDGE	2				
MODR		2		TSPD1	6				
MODRN		2			2				
MP	Ī			PRLD	6				
MP		4		TSTXMD	24				
MPBIT		4		EDGORD	4				
MPFBB		2		PRFBKM	512				
MPFBT		2		PRFBKM	512				
MPFLG	I	2	1	PREDGE	2				
MPFOB	I	2	1	PRFONM	2				
MPFOT	I	2	1	PRFONM	2				
MPL	I	4			4				
MPLOD	I	4		TSTXMD	56				
MPM	I			PRESM	36				
MPR		4							
MR	I			PRLD	6				
MRFBB	I			PRFBKM	512				
MRFBT	I			PRFBKM	512				
MRFLG	I			PRTPLU	4				
MRFOB	I								
MRFOT	I			PRFONM PRESM	36				
MRM NSKE	I				36 4				
MSKE	Ī				4				
MSKL	Ī		_	CXMAP	4				
MSKL	Ī				4				
MXC	I		_	_					
MXCT	Ī								
NXEDG	Ī		_	CTRL	4				
MXLIT	ī			CTRL	4				
MXLNE	I	4		CTRL	4	•			
MXLNT	I	4	. 1	CTRL	4	:			
MXLODF	I	2	2	TSLODY	4	Ŀ			
N	I	4	1	CXMAP	4	ı	1	86	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#			Variable	List
N	- Т	- 4	1	INIT3	4			FRAME3	
N		4	_	MODSET	4	(Snee	et .	24 of 32)	
N	Ī	4	1		4				
N	I	4	1	PTLGEN	4				
N	I	4	1	PUT	4				
N	I	4	1	STPED	4				
N	I	4	1		4				
N	I	4		VIDPRO	4				
N	I	4		VPAINC	4				
N	Ι	4		VPLTC	4				
N	I	4	1		4				
N 1	I	4		VIDPRO	4				
N2	Ī	2	1		2 4				
N2	I			VIDPRO LOCAL	32				
NA	I			LUNEDG	100				
NA NA	I	4			184				
N A N A	I	4		PATPRO	184				
NA NA	I	4		PROUT	188				
NA NA	I	4	11	SAVELT	44				
NA	I			VPAINC					
NA	Ī	4		VPLTC	48				
NAF	I	4		GEN	4				
NAFCL	I	_		STRIP	400				
NAFCR	I			STRIP	400				
NAME	R	8	2	CXMAP	16				
NAME	R	4	2	EDGGEN	8				
NAME	R	8		PTLSIT					
NAME	R			SAVELT					
NAME	R			STPED	16				
NAME	R			VPAINC					
NAME	R			VPLTC	8				
NAME	R			WNDDMP					
NAML	R			STPLT RAMCOM	8 4				
NBYTES	I			STRIP	400				
NCOL NCULF	C	4		WORK4	1				
NE	I			FIXDT	4				
NE	Ī			PRLD	10				
NE	Ī			TSEDGF					
NEC	Ī			PATPRO					
NECNT	I	4	. 1	PRCTRL	. 4				
NED	I	4	. 1	FRM3	4				
NEDG	I	4	. 1	STRIP	4	•			
NEDGES				WORK4	2				
NEFE	I			-					
NEFLG	I			PRVP	360				
NEG	I			PRVP	4				
NEHDR	I			PRVP	1440				
NEN	I			VIDPRO					
NENE	I	_		TSBNSF					
NEWLST				PROUT1			40	7	
NEWMOD	1	4	, 1	PROUT1	. 4	•	18	1	

SYMBOL T	٠ 5	DIMN#	LOCATI	TOTAL#	Table C-4:	Variable List
						'RAME3
NEWOS I	: 2	3	MODOUT	6		25 of 32)
NEWTHS I	: 2			2	,	
NEWTS I			MODOUT	6		
NFA I	2			6		
	. 4		PRFACE	1024		
NFACL I	. 4		STRIP	400		
NFACR I	[4		STRIP	400		
NFACT I	[4	1	EDGORD	4		
NFSUM I	[4			4		
I LN	[4	1	VPTEX	4		
NL I	[4		·	4		
	[4		PLGVP	640		
	[4		PTLSET	4		
	[4		PLGVP	4		
	(4	1	FRM3	4		
	_	1	ETINI	4		
		2 3		6		
		2 1		2		
	_	1 1		4		
	-	1 1		4		
		2 3		6		
	_	4 1		4		
		2 1		2		
		2 1				
		2 1		2		
		2 1				
		2 1		2		
		2 1		2		
		2 1				
		2 1		2		
		2 1		2		
		4 1				
	_	4 1				
•		2 1				
		2 1		2		
•	_		VPAINC			
			VPLTC	4 . 8		
•			PRLD NSEDGE			
•••			PREDGE			
		4 1				
		4 1		4		
****		4 1		_		
-			PRESM	36		
			WORK4	1		
			PRVP	360		
		-	WORK4	1		
•		2 1				
			COLOR	2		
			FIXDT	36		
	_	2 1		2		
NXFACE			COLOR	2		
NXTBLK			WORK4	1		
**********	_			-	100	

SYMBOL T S DIMM	# LOCATI T	TOTAL#	Table C-4:	Variable List
			for	FRAME3
NXTBTM I 2	1 PRFMOD 1 VPAINC	2 4	(Sheet	26 of 32)
NXTE I 4 NXTEDG I 2	1 TSCTRL	2		
	4 WORK4	128		
NXTL I 4	1 VPLTC	4		
NXTTOP I 2	1 PRFMOD	2		
0 R 4	1 PRFBKU	4		
OFA I 2	3 MODOUT	6		
OLDLST I 2	1 PROUT1	2		
OLDMOD I 4	1 PROUT1	4		
OLDOS I 2	3 MODOUT	6		
OLDP1 I 2	1 PREDGA	2		
OLDP2 I 2	1 PREDGA	2		
OLDTHS I 2	1 MODOUT	2 6		
OLDTS I 2	3 MODOUT	6		
OMA I 2 OME I 2	3 MODOUT 1 MODOUT	2		
OME I 2 OMSLCT I 2	3 MODOUT	6		
ORGEDG I 4	1 PROUT	4		
	60 WORK15	120		
os I 2	3 PRLD	6		
OSBT R 4	1 NSOUT	4		
	56 PRFBKM	512		
OSFBT I 2 2	56 PRFBKM	512		
OSFLG I 2	1 PREDGE	2		
OSFOB I 2	1 PRFONM	2		
OSFOT I 2	1 PRFONM	. 2		
osm I 2	18 PRESM	36		
P R 4	1 DECODE	4 4		
P1 R 4	1 TSEDA 1 PRVIS	2		
P1CLPS I 2 P1FLG I 2	1 PRVIS	2		
P1FLG I 2 P1UFB I 2	1 FLGS3	2		
P1UP2 I 2	1 FLGS3	2		
P2 R 4	1 TSEDA	4		
P2FLG I 2	1 PREDGA	2		
P2NE I 2	1 PRVIS	2		
P2UFB I 2	1 FLGS3	2		
P3 R 4	1 TSEDA	4		
PSENB I 2	1 PRFBKD	2		
PSENT I 2	1 PRFBKD	2 2 2		
PSEPAB I 2	1 PRP3S	2		
PSEPAT I 2	1 PRP3S 1 PREDGA	2		
P3FLG I 2 P3P R 4	1 PREDGA 1 TSEDA	4		
P3P R 4 P3SBR R 4	1 PRTPLU	4		
P3SFAC I 2	8 PRP35	16		
P3SFIB R 4	8 PRP35	32		
P3SFIT R 4	8 PRP35	32		
P3SFLG I 2	1 PRP35	2		
P3SML I 2	8 PRP3S	16		
P3SMP I 2	8 PRP3S	16		400
P3SMR I 2	8 PRP35	16		189

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#	Table		Variable	List
	-	-						FRAME3	
P3SOS		2		PRP3S	16	(;	Sheet	27 of 32)	
P3STS	I	2		PRP3S	16				
P4	R	4	1	TSEDA	4				
P4P	R		1	TSEDA	4				
PA	R	4		TSTXEV	24				
PARAM	I	4		RAMOUT	40				
PARAM1				RAMSET	40				
PARAM2		4		RAMOUT	40				
PARAMS		4		RAMOUT	40				
PARAM4		4		RAMSET	40 40				
PARAM5		4		RAMSET					
PARAM6		4		RAMSET	40				
PARAM7		4		RAMSET	40 2				
PBGCNT		2		PRCTRL	2560				
PCFIC	Ī	2		WORK10	2560 2560				
PCOLNT				WORK10					
PCOLWT	I			WORK10	2360 4				
PE	R		1		_				
PFACOD				WORK10					
PHEIGH				WORK10					
PHILEV				WORK10					
PI	R								
PIJ		4							
PL	R								
PLSB		4			24				
PN		4							
PNI		4							
PNIP1		4			24				
PNM1	R	4		TSBND	24				
PNP1 PNPD		` 4		TSDBN	4				
POPD	F			WORK11					
POP	F			TSPD2	24				
POPN		` 4		TSPD2N					
PPUP1A		. 2	_	PRFBKE					
PR	-	₹ 4		TSTXEV					
PREMP	_	. 2		WORK11					
PREMP			-	TSPD2N					
PREMPY				TSPD2	12				
PRI		[2		ARIN	2				
PRI		[2		DECODE	2				
PRI		₹ 8		ETINI 1	8				
PRI	•	[4	<u>.</u> 1	LOVERI	4				
PRIEN		1 2	2 6	TSPD2	12				
PRIEN	1			TSPD2					
PRILF		1 2	2	NSEDGE					
PRIRG		I 2	_	NSEDGE					
PRIRT		1		S NSTABI					
PRVPD	A I	R 8	_	1 NSOUT	8				
PRVPD	A :	R 8	_	1 PROUT	8				
PSP	,	R ·		1 VPMLF	4				
PSUM		R ·		2 TSOUT	8				
PT		R ·	4	S TSTXE	V 24			190	

SYMBOL	Т	s	DIMN#	LOCATI	TOTAL#	m 11
	-	_				Table C-4: Variable List
PTEXT	I	2	1280	WORK10	2560	for FRAME3
PTLFLG	L	4	1	OPTNS	4	(Sheet 28 of 32)
PTXSC	R	4	1350	PRVP	5400	
PUP1F	I	2	1	PREDGA	2	
PUP2F	I	2	1	PREDGA	2	
Q	R	4	1	DECODE	4	
R	R	4	1	DECODE	4	
RA	R	4	1	VPFADE	4	
RAMTEK	I	4	1	RAMOUT	4	
RAMTEK	I	4	1	RAMSET	4	
RB	R	4	1	FRM1	4	
RB	R	4	1	VPFADE	4	
	I		6	RAMCOM	24	
RDF343	R	4	1	VPLLI	4	
	R		1	WORK4	4	
REGCY	R	4	1	WORK4	4	
REGCZ	R	4	1	WORK4	4	
REGLAT	I	4	1	WORK4	4	
REGLON	I	4	1	WORK4	4	
REGRAD	R	4	1	WORK4	4	
RELFAC	I	2	4096	EDREL	8192	
RELLPA	I	2	90	PRVP	180	
RELLPB	I	2	90	PRVP	180	
RELPRI	I	2	256	EDREL	512	
RELTPR	I	2	2	PROUT2	4	
RF	R	4	1	VPFDC	4	
RFG	R	4	1	VPFDC	4	
RFGI	R	4	1	VPFDC	4	
RFP	R	4	1	VPLLI	4	
RFS	R	4	1	VPFDC	4	
RFSI	R	4		VPFDC	4	
RGHT	I	4		TB2	4	
RI	R	4		PTLSET	200	
	R			CXMAP	120	
RIB	R	4	30	STPED	120	
	R		30	STPLT	120	
		4	1	STPED	4	
	R	4	1	STPLT	4	
	R	4		GEN	1600	
	R	4	1	STPED	4	
	R	4		STPLT	4	
		4		PTLSET	200	
	R	4	1	PRAUPD	4	
	R	4		PRVP	360	
	R	4		GEN	2048	
	R	4		GEN	2048	
	R	4		EDGORD	2048	
	R	4		LUNEDG	4	
	R	4		PTLGEN	8	
	R	4		PRESM	72	
	R	4		PRVP	360	
	R R	4		GEN FRM1	800 4	
* \ L	**	-12		ENTIL	**	191

SYMBOL	T	5	DIMN#	LOCATI	TOTAL#	Table C-4:	Variable	List
	-	-			4		FRAME3	
RLNA	R	4		PTLSIT STPED	4	. (Sheet	29 of 32)	
RLNE RLNE		4		STPLT	4			
RLZE	R	4		STPED	4			
RLZL	R	4		STPLT	4			
RNA	R	4		LOCAL	32			
RNA	R	4		LUNEDG	100			
RNA	R	4		NSOUT	184			
RNA	R	4	46	PATPRO	184			
RNA	R	4	47	PROUT	188			
RNA	R	4		SAVELT	44			
RNA	R	4		VPAINC	184			
RNA	R	4		VPLTC	60			
RND4	R			EDGGEN	4			
ROT	I	2		DCOUT	4			
RP		4		FIXDT	12			
RPC	R	_		FIXDT	12 4			
RPRE	R	_			4			
RR	R			FRM1 MODSET	-			
RSLTN		4		SETRD	24			
RSLTN RSR		4		VPLNDL				
RT		4		FRM1	4			
SAVSSW				SVSSW	128			
SCALE		2		WORK15	120			
SCL		4		TSTXMD				
SEM	I			PRESM	36			
SH		4		EDGGEN	4			
SH4	R	4	1	EDGGEN	4			
SHK	R	4	. 8	TSOUT	32			
SHRTEX				WORK11				
SHVDWN				PRFONM				
SHVUP	_	4		PREDGA				
SINGFL				SINGS	4			
SINGLE				DCOUT	4			
SIZLT		4		GEN VPFM	1600 6			
SKY SL	I	2		TSEA	4			
SLMAX		`	-	. PRAREA				
SLOP		`		STRIP	400			
SLP	I			EDGGEN				
SLPSGN			_	PROUT	4			
SMLE]		_	PREDGA	2			
SN	F			FRM1	12			
SPCASE	: 1	[4	1 :	DECODE				
SR	F		-	LTSEA	4			
SS				3 TSPD1	6			
SSN				TSPD1				
SSW	L			2 SSWTC				
STPFAC				S NSEDGI				
STRFAC				S NSEDGI	512 12			
SV				3 FIXDT 1 ARECAI			• • •	
SZP	•	٠ '	**	I WECU	⊸	•	192	

SYMBOL	T	S	DIMN#	LOCATI	TOTAL#
T1	I	2	1	PRVIS	2
T2	Ī	2	1	PRVIS	2
T3	Ī	2	1	PRVIS	2
T4	Ī	2	1	PRVIS	2
T5		2	ī	PRVIS	2
TBF	Ī	2	1	ARIN	2
TBLCNT	I	2	ī	NSEDGE	
TBLK	Ī	4	5		
TBLK	Ī	4	5		20
TBLK	Ī	4		REED	20
TBLK	Ī	4		SETRD	20
TBUSE2	Ī	2	1		2
TCOLOR	I	2	144	WORK6	288
TDJL	I	4	1		
TDJR	I	4	1		
TEEFD	I	4	18	PRESM	72
TEEFDA	Ī	4		PRFMOD	4
TEEFDB		4		PRFMOD	
TEX	R	8		INIT3	8
TEXCOD		2	1		
TEXFLG		4	1		4
TL	R	4	3		12
TLAYER		4	1920		7680
TLFENB		4	1	PRFBKD	4
TLFENT	I	4	1	PRFBKD	4
TMP	I	2	256	EDORD	512
TMP1	R	4	1	ORDER	4
TNEFLG	I	4	1	NSOUT	4
TNEFLG		4	1	PROUT	4
TNX	R	4	64	WORK17	256
TNY	R	4	64	WORK17	
TNZ	R	4	64	WORK17	256
TOL	D	4	1	PRESEL	4
TOL	R	4			
TR	R		3		12
TRANS1	C	1	1	WORK4	1
TRIG	I		1	COLOR	2
TRILAY	I				2
TRINUM	I				2
TS	I				6
TSCN	R				6000
TSCND	R				1440
TSFBB	I				
TSFBT	I				
TSFLG	I				
TSFOB	I				
TSFOT	I				. ∠ 32
TSK	R				<i>3∠</i> 36
TSM	I				2
TSTFAC					16
TSUM	R				36
TXCODE TXCODN					
IVCODM	1	. 4		LUEUZI	

Table C-4: Variable List for FRAME3 (Sheet 30 of 32)

SYMBOL T S DIMN#	LOCATI	TOTAL#	Table C-4:		List
TXSC R 4 3000	GEN	12000		FRAME3	
	TSPD2	12	(Sheet	31 of 32)	
	TSPD2N				
· · · · · · · · · · · · · · · · · · ·	MISC	12			
	NSEDGE	2			
JFACEL I 4 200	NSRSLV	800			
JFACER I 4 200					
JFOFBB I 2 1	PRFBKD	2			
JFOFBT I 2 1	PRFBKD	2			
	PRFBKD	2			
	PRFBKD	2			
	PRFBKD	2			
	PRFBKD	2			
	NSRSLV	800			
	NSRSLV	4			
	NSRSLV	800			
	PRTPL	16			
	PRDMP	4 4			
	PRFBKU PRP3S	2			
	PRP35	2			
	FIXDT	36			
	FRM1	36			
• • • • •	PRLD	8			
	FRM1	4			
	PREDGE				
	PREDGE				
	WORK4	512			
	FRM1	24			
VPN R 4 9	FRM1	36			
VX R 4 256	WORK4	1024			
VY R 4 256	WORK4	1024			
	WORK4	1024			
	ARECAL				
	FRM1	12			
WNDFLG L 4 1		4			
X R4 1					
X R 4 1		4			
••	VIDPRO	4			
XCD R 4 1 XCDJ1 R 4 1	-	4			
XCDJ1 R 4 1 XCDJL R 4 1		4			
XCDL1 R 4 1		4			
	TSINC	8			
XCN R 4 1		4			
XCNJ1 R 4 1		4			
XCNJL R 4 1		4			
XCNL1 R 4 1		4			
	TSINC	24			
XJL I 2 2	TSINC	4			
	TSPD2N				
	TSPD2	12			
XLT R8 1	ETINI	8	•	194	

SYMBOL	T -	s	DIMN#	LOCATI	TOTAL#	Variable	List
XMAP XP XS XSIZ YSIGN YSIZ ZFACOD ZPAREN	R I I I I I	2 4 4 4 4 4	12 1 1 1 1 1	TXMAPS TSESP ARIN RAMSET RAMSET COLOR COLOR	1024 48 2 4 4 4	FRAME3 32 of 32)	
ZPRIO SIZE DIMN TOTAL	<u>.</u>	4		TOTAL 5,774 93,295 263,488	4		

SYMBOL	τ	s	DIMN#	LOCATI	TOTAL#	Table C-5: Variable List
AOUPL	- r	2	512	PRIUOL	1024	for PRIPRO
AUORPL				PRIUOL		(Sheet 1 of 7)
BUFF		4		BFRI	1280	
BUFF		4		BFRO	1280	
COMNAM				PPINP	8	
D.AA		4		MODENT		
D.AA		4		NEWBLK		
D.AA		4		PPCNT	4	
D.AA		4		PPFPL	4	
D.AA		4		PPINP	4	
D.AA		4		PPLIST	4	
D.AA	_	4		PPUOL	4	
D.AA		4		PUT	4	
D.AA		4		RDBLK	4	
D.AB		4		PPINP	4	
D.AB		4		PPLIST	4	
D.BA		4		MODENT	4	
D.BA		4		PPCNT	4	
D.BA	Ī	4		PPFPL	4	
D.BA	Ī	4		PPLIST		
D.BA		4		PPUOL	4	
DPL		4		PPCNT	4	
EOF		4		REED	4	
FBUF				PPINP	16	
FCDAT	T	2	32768	PRIAFL		
FCSEQ				PRIAFL		
FDAT		4		PPCNT	4	
FILNAM				PPINP		
FLAGS		4		PRIAML		
FNAM		8		RDBLK	8	
FNM		8		RDBLK	24	
FORI		4		PPINP		
FORJ		4		PPINP	4	
FPLNAM				WRTFPL	8	
FPRI		4		CPSTM		
HIADR	Ī	2	1	PPFPL	2	
I	Ī		1	MODENT		
Ī	I	4	1	NEWBLK		
Ī	Ī	4	1	PPCNT	4	
I	I	4	1	PPFPL	4	
Ī	I	4	1	PPINP	4	
Ī	I	4	1		4	
Ī	I	4	1	PPMSG	4	
I	I	4	1		4	
I	I	4	1	PPUOL	4	
I	I	4	1	PRIPRO	4	
I	I	4	1	PUT	4	
I ·	. I	4	_ 1	REED	4	
IO	I	2	1	MODENT		
10	I	2	1		2	
IO	I				2	
10	I				2 2 2 2	
10	I	2	1	PPLIST	2	196
						-

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table C-5: Variable List
	-	-				for PRIPRO
I1	I	2	1	MODCNT	2	(Sheet 2 of 7)
I1	I	2	1	PPFPL	2	(5
I1	I	2	1	PPLIST	2	
12	I	2	1	PPCNT	2	
1256	I	2	1	NEWBLK	2	
I2BUF		2	8	PPINP	16	
1320	I	2	1	NEWBLK	2	
15	I	2	1	PPFPL	2	
15	I	2	1	PPLIST	2	
IABSAD	I			SETRD	ą	
IACT	I		1	PRIBLK	4	
IADR	I		:	RDBLK	4	
IARG	I	4	1	PUT	4	
IARG	I			REED	4	
IARG		4		SETFIL	4	
IARG		4		SETRD	4	
IB		4		PPLIST	4	
IB1		4		NEWBLK	4	
IB2	Ī		1		4	
IB3	Ī		1		4	
IBFAC	Ī		_	PPFPL	2	
IBFAC	Ī			PPLIST	2	
IBIT	Ī		_	PPLIST	16	
IBITM	I			PPLIST	32	
IBUF		4		PPINP	16	
IBUO	I			PPFPL	2	
IBUO	Ī			PPLIST		
IBYTE	Ī			PPCNT	4	
IC	Ī			MODENT	4	
ICLOS	Ī			PPINP	4	
ICODE	Ī			PPINP	4	
ID	Ī			PPLIST	_	
IDAT	I			PPLIST		
IDAT	Ī			PRIBLK		
IDATA	I			PRIBLK		
IDBLK				PPINP	4	
IDTA		4		PPCNT	4	
IELAP	Ī			PRIPRO		
IERR	Ī			PRIPRO		
IFAC	Ī			PPFPL	2	
IFAC	Ī			PPLIST		
IFD	Ī			PPFPL	16	
IFPRI	Ī			CPSTM	8192	
IHDR	I			PRIBLE		
IHEAD	_	. 4		PRIBLE		
IHIGH	Ī		_	PPFPL	2	
II	Ī			MODENT		
II	Ī			PPFPL	4	
II	Ī			PPINP	4	
II	1		-	PPLIST	_	
IJ	Ī			MODENT		
IJ	ĵ			PPLIS1		
IK				PPINP	4	197
210	•	• 7			-	171

SYMBOL	T	s	DIMN#	LOCATI	TOTAL#	Table C-5: Variable List
	-	-		NEMBIN	4	for PRIPRO
ILAST ILAY	_	4		NEWBLK PPLIST	4	(Sheet 3 of 7)
ILOW	Ī	2	ī		2	
ILU	Ī	4		RDBLK	12	
IM1	Ī	4		PPMSG	60	
IM2	I	4		PPMSG	60	
EMI	I	4	15	PPMSG	60	
IM4	I	4	15	PPMSG	60	
IM5	I	4		PPMSG	60	
IM6	I	4		PPMSG	60	
IM7	I	4		PPMSG	60	
IM8	I	4		PPMSG	60	
IMESS	Ι			PPMSG	480	
IMIN		4		PRIPRO	4	
IMOD	I	2		PPFPL	2	
IMOD				PPINP	4 2	
IMOD	I	2		PPLIST	4	
INC	I	4 2	1	PRIBLK MODENT	16	
INDX	I	2		PPUOL	64	
INDX INIT	I			RDBLK	12	
INUM	I	4		MODENT	4	
INUM	I			PPINP	16	
IOBJ	Ī	2	1	PPFPL	2	
IOBJ	Ī				4	
IOBJ	I				2	
IP	I			PPCNT	8	
IP	I			PPUOL	4	
IPAIR	I	4	1	PPCNT	4	
IPB	I	2	1	PPFPL	2	
IPB	I			PPINP	4	
IPB	I			PPLIST	2	
IPD	I			NEWBLK	4	
IPRI	I			PPFPL	4	
IPROC	Ι			PUT	4	
IPROC	I	_		REED	4	
IPROC	I			SETRD	4	
IR	I			PPFPL PPLIST	4 4	
IR	I			PPFPL	2	
IRANG IRANG	I			PPLIST	2	
IREC	I			BFRI	20	
IREC	I			BFRO	20	
IREC	Ī			PUT	4	
IRFC	I			REED	4	
IRFC	Ī			SETRD	4	
IRGHT	I		1	PPCNT	4	
IRNG	I	2	4096	PPINP	8192	
IRX	I	4		SETRD	4	
ISEC	I	4		PRIPRO		
ISEC	I			RDBLK	4	
ISIDE	1			PPCNT	4	400
ISTAT	1	. 4	. 1	PRIPRO	4	198

SYMBOL	T S	DIMN#	LOCATI	TOTAL#	Table C-5: Variable List
					for PRIPRO
ISTAT	I 4		PUT	4	(Sheet 4 of 7)
ISTAT	I 4		REED	4	
ISTAT	I 4		SETFIL	4	
ISTAT	I 4		SETRD	4 12	
ISTIM	I 4 I 4		PRIPRO PPCNT	4	
ISUM	I 4 I 4		PPLIST	4	
ISUM ITIM	I 4		PRIPRO	12	
ITYB	I 4		PPFPL	4	
ITYB	I 4		PPINP	4	
ITYP	I 2		PPFPL	2	
ITYP	I 2		PPLIST	2	
IUGB	I 4		PPINP	4	
IUOB	I 4		PPINP	4	
IUP	I 4		PUT	4	
IUP	I 4		REED	4	
IVP	I 4	1	PPCNT	4	
IWORD	I 4	1	NEWBLK	4	
IWORD	I 4	1	PPINP	4	
IWORD	I 4	. 1	RDBLK	4	
IX	I 4		BFRI	20	
IX	I 4		BFRO	20	
IZ	I 4		MODCNT	4	
IZERO	I 4		PPLIST		
IZERO	I 4		PRIBLK		
J	I 4		MODENT		
J	I 4		PPCNT	4	
J	I 4		PPINP	4	
J	I 4		PPLIST		
J	I 4		PPSORT		
J	I 4		RDBLK PUT	4 4	
J1	I 4		REED	4	
J1	I 4		PUT	4	
JARG JARG	I 4			4	
JARG	I 4			4	
JDEX	I		MODENT	·=	
JDEX			PPSORT		
JDEX	_	_	PPUOL	4	
JDEX	Ī	1 1	RDBLK	4	
JJ	I	1 1	PPFPL	4	
JJ	I	1 1	PPLIST	4	
JJ	I	1 1	PPUQL	4	
JJ	I	4 1	RDBLK	4	
JP	I	4 1	. PPSORT		
JPREV	I	4 1	MODENT		
JREC	_	4 1		4	
JX	_		PUT	4	
JX	_		REED	4	
K	_		PPCNT	4	
K	_	-	PPSORT		
K	_		L PUT L REED	4	100
K	I	4 1	, KEED	7	199

SYMBOL	T	ຣ	DIMN#	LOCATI	TOTAL#	Table C-5: Variable L:
	<u>-</u>	-				for PRIPRO
KARG	I			PUT	4	(Sheet 5 of 7)
KDEX	I			PPSORT	4	
KK	I			PPUOL	4	
KNUM	I			PPFPL	4	
KNUM	Ī			PPLIST	4	
KVAL	I			PPSORT	4	
LAYER	I			PPFPL	4	
LBLK	I			PPFPL	2	
LBLK	I			PPLIST	2	
LCODE		4		RDBLK	12	
LEFT		4		PUT	4	
LEFT	I	4		REED	4	
LENG	I	4		RDBLK	4	
LGCOD	I	4		RDBLK	4	
LMOD	I	2		PPLIST		
LOADR	I	2	1	PPFPL	2	
LOADRP	I	4	1	PPFPL	4	
LOBJ	I	2	1	PPLIST	2	
LOHI	I	2	8192	PRISRT	16384	
LPCT		4		PUT	4	
LPCT		4	1	REED	4	
LRANG	I	2	1	PPLIST	2	
LUAFL		4	1	PPINP	4	
LUAFL		4		PRIPRO	4	
LUBLK		4		RDBLK	4	
LUERR		4		PPMSG	4	
LUO	-	2		PPLIST		
LUSW		4		MODENT		
LUSW		4		NEWBLK	-	
LUSW		4		PPFPL	4	
		4		PPINP	4	
LUSW				PPLIST		
LUSW	I				4	
LUSW		4		PPUOL		
LUSW	I	4	1			
M	I		1		4	
M	I		1		4	
M	I		1	-	4	
M2	I	_	1	•		
MACT	I			PPCNT	64	
MHDR	I	_		PPCNT	4	
MINRNG	I	4	1	•	4	
MJ	I		1	•		
MN1	I		1		2	
MN1	I		1			
MUUM	I					
MOBJ	I	4	128	PRIMOC		
MODC	I	4	٤	MODENT		
MODK	I	4	8			
MODNUM	Ι	2	832	PRIAML	. 1664	
MOL	Ī			PPLIST		
MOVL	Ī	_		PRILS1		
MP	Ī	_		MODENT		
NP) MUDCE	. J-1	

SYMBOL T	' S	DIMN#	LOCATI	TOTAL#	Table C-5: Variable List
	. <u>-</u>			4	for PRIPRO
	4		PRIBLK	4	(Sheet 6 of 7)
N I	_		PUT MODCNT	4	
N1 I N1 I		1	PPUOL	4	
NAF I			PRIAFL	4	
NAO I			PRIAML	1664	
NF I			PPFPL	4	
NF I			PPLIST	4	
NFTY I			PPINP	20	
NGR I			PPFPL	4	
NGRP I		1	PRILST	4	
NGS I	[4	1	PPUOL	4	
NMO I	4	1	PRIMOC	4	
NMOD I	[4	1	PRILST	4	
NN I	4	1	PPUOL	4	
NO I	[4		RDBLK	4	
NOBJ 1		8	MODENT	16	
	[4	1	PPLIST	4	
	14	1	RDBLK	4	
	I 4		PRIPRO	4	
	I 4			4	
	I 4			4	
	I 4			4	
	I 4			4 4	
	I 4			4	
	I 4 I 4			4	
	I 4 I 4	_		4	
	1 4 I 4	_		4	
	I 4			4	
	I 4	_		4	
	I 4			4	
	I 2	-		2	
	I 4		PPLIST	4	
	I 4	1	PPUOL	4	
NUOC	I 4	1	PRIUOL	4	
NUOG	I 2		PRIUOL		
NWORD	I 4	-	RDBLK	12	
	I 4	_	SETRD	24	
SECDIR			RDBLK	4	
	I 4		RDBLK	4	
	L 4		SSWTCH		
	I 4		PUT	20	
•	I 4	-	REED	20 20	
	I 4	-	SETRD PPINP	4	
-	R 4	-	PRIUF	128	
	I 2 R 4		PRIUF	256	
UORL		-	PRIOR	4	
UORL	_	-	PPLIST		
UORL	_	-	PRIUF	2048	
VEC	_		PRIVP	3936	
	R 4	_	PPCNT	4	201
					₽ ♥ ·

SYMBOL T VPV R XSCALE R	- 4	3	PRIBLK	TOTAL# 12 4	Table C-5: Variable List for PRIPRO (Sheet 7 of 7)
			TOTAL		
SIZE DIMN TOTAL	-	1	1,170 69,682 57,242		

	_	_	n	LOCATI	TOTAL
SYMBOL	T -	5 -	DIMN	LOCATI	TOTAL
AK	- R	4	1	FIXDT	4
ATT	R	4	3	FRM1	12
AZIM	R	4	1	FRM1	4
BLKAMT	I	4	8	DRCTRY	32
BLNFLG	L	4	1	OPTNS	4
BUFF	I	4	320	BFRI	1280
BUFF	I	4	320	BFRO	1280
CLC	I	4	18	FR1D	72
COLOR	R	4	768	TABLS	3072
CSI	I	2	6	FR1D	12
CV	R	4	1	FRM1	4
CW	R	4	1	FRM1	4
D.AA	I	4	1	DRCTRY PUT	4 4
D.AA	I	4	1	DRCTRY	4
D.AB D.BA	I	4	1	DRCTRY	4
D.BB	I	4	1	DRCTRY	4
DF1B	R	4	1	FADE	4
DF1T	R	4	1	FADE	4
DF2	R	4	1	FADE	4
DFP	R	4	1	CPFM	4
DIR	I	2	1686	DRCT	3372
EDGFLG	L	4	1	OPTNS	4
ELEV	3	4	1	FRM1	4
EOF	I	4	1	REED	4 4
ERRMSG	Ι	4	1	MISC OPTNS	4
F1RFLG FADFLG	L L	4	1	OPTNS	4
FILE	R	8	5	SCGEN	40
FOPG	R	4	1	VPFM	4
FOPS	R		1	VPFM	4
FORI	R		1	INPUT	4
FORI	R	4	1	SCGEN	4
FORJ	R	4	1		4
FORK	R	4	1		4
FORKSS			1		4
FR1EDB			2304		9216 4
FVPG FVPS	R R		1		4
FWPG	R		1		4
FWPS	R		ī		4
GND	I		3		6
HAZG	I				6
HAZS	I		3	VPFM	6
HFOV	R	4			4
1	I				
I	I				4
I	I				4
I	1				4 4
I IO]			SCGEN FRM1	4
IABSAI				SETRD	4
IARG	1			DRCTR'	

Table C-6: Variable List for SCGEN (Sheet 1 of 5)

SYMBOL	Т	5	DIMN	LOCATI	TOTAL	Table	C-6:	Variable	List
	_	-						SCGEN	
IARG		4		PUT	4		(Sheet	2 of 5)	
IARG	I	4		REED	4				
IARG	I	4		SETFIL	4				
IARG	I	4		SETRD	4				
IBN	I	4	1		4				
ICHAN	I	4	1		4				
ICOSYS	I			MISC	4				
ICSI	I	4	1		4				
IEF	I	4		MISC	4				
IELAP	I	4	1		4				
IFOGC	I			CPFM	12				
IFXLOD	I		1		4				
IGNDC		4		CPFM	12				
IHAZC	_	4		CPFM	12				
ILOD	I	4		DRCTRY	4				
IMIN	I	4	1	SCGEN	4				
INBN	I	4		DRCTRY	4				
IPROC	I		1	PUT	4				
IPROC	I		1	REED	4				
IPROC	I		1	-	4				
IPTR	I			DRCTRY	4				
IRC	I			FR1D	4				
IREC	I			BFRI	20				
IREC	I		5	BFRO	20				
IRFC	I		1		4				
IRFC	I		1	REED	4				
IRFC	I		1	SETRD	4				
IRN	I		1	DRCTRY	4				
IRX	I		1		4				
ISCR	I			INPUT	12288				
ISEC	I		1	SCGEN	4				
ISKYC	I			CPFM	12				
ISOPT1	I			· -	4				
ISOPT2	I			INPUT	4				
ISTAT	I		1	PUT	4				
ISTAT	I	4		REED	4				
ISTAT	I			SCGEN	4				
ISTAT	I			SETFIL	4				
ISTAT	I			SETRD	4				
ISTIM	I			SCGEN	12				
IT	I			DRCTRY					
ITIM	I			SCGEN	12				
IUP	I			PUT	4				
IUP	I				4				
IX	I			BFRI	20				
IX,	I			BFRO	20 4				
J	I		_		4				
J	I		-		4				
J0	I				4				
J1	I				4				
J1	I				4				
JARG	I				4		-		
JARG	I	4	. 1	REED	7		20	04	

SYMBOL	т	s	DIMN	LOCATI	TOTAL	Table C-6: Variable List
	-	-				for SCGEN
JARG		4		SETRD	4	(Sheet 3 of 5)
JB	_	4		DRCTRY		
JD	_	4		DRCTRY		
JDIR		4		DRCTRY	4	
JE	_	4		DRCTRY	4	
JEL	_	4		JWIN	4	
JER	_	4		JWIN	4 4	
JL		4		DRCTRY REED	4	
JREC JSS₩		4		MISC	4	
JX JX		4		PUT	4	
JX		4		REED	4	
K		4		DRCTRY	4	
K		4		INPUT	4	
K		4		PUT	4	
K		4		REED	4	
K1		4		DRCTRY	4	
KARG		4		PUT	4	
KD		4		DRCTRY	4	
KDPTR		4		DRCTRY	32	
KGND	R	4	1	VPFM	4	
KI	R	4	1	FRM1	4	
KIJ	R	4	4	FIXDT	16	
КJ	R	4	1	FRM1	4	
KLOD	I	4	1	FIXDT	4	
KLTAB	R	4	16	FIXDT	64	
KRASH	I	2		VPFM	2	
KS		4		FRM1	4	
KSKY		4		VPFM	4	
KSS	_	4		INPUT	4	
KUV₩		4		FIXDT	24	
L		4		DRCTRY		
LB	_	4		DRCTRY PUT	4	
LEFT		4		REED	4	
LEFT	I		1	MISC	4	
LN LO	I			MISC	4	
LOCFLG	_		_		4	
LODCRS					2	
LODFIN		_		DRCTRY	2	
LODMOD					4	
LPCT	I	4	1		4	
LPCT	I	4	1	REED	4	
LSP	I	4	1	MISC	4	
LST	I	4	1	MISC	4	
LTPARM	R	4	2816	TABLS	11264	
LUCLT	I	4	-		4	
LUCMN	I	4	1	CMNOUT	4	
LUENV	I		_		4	
LUHDR	I		_		4	
LUVPF	I		_		4	
M	I			DRCTRY		
M	I	4	. 1	PUT	4	205

SYMBOL	Ţ	ຮ -	DIMN	LOCATI	TOTAL
MAXRNG	R	4	8	MISC	32
MINRNG	R	4	8	MISC	32
MK	R	4	1	FIXDT	4
TAMM	R	4	21	MMDAT	84
MMC	R	4	21	MMDAT	84
MMPOS	L	4	1	OPTNS	4
N	I	4	1	DRCTRY	4
N	I	4	1	PUT	4
NE	I	4	1	FIXDT	4
NEWFLG	L	4	1	DRCTRY	4
NFSUM	I	4	1	FIXDT	4
NL	I	4	1	FIXDT	4
NOEDB	I	4	1	FR1D	4
NOSEC	I	4	1	SCGEN	4
NOSSEC	I	4	1	SCGEN	4
NVP	I	4	9	FIXDT	36
OFF	I	4	8	DRCTRY	32
PTLFLG	L	4	1	OPTNS	4
RB	R	4	1	FRM1	4
RBH	Ι	4	30	DRCTRY	120
REGCT	I	4	1	FR1D	4
RL	R	4	1	FRM1	12
RP	R	4	3 3	FIXDT FIXDT	12
RPC	R	4	1	FRM1	4
RR	R	4	6	SETRD	24
RSLTN RT	R	4	1	FRM1	4
SCR	R	4	3072	INPUT	12288
SKY	I	2	3072		6
SN	R	4	3		12
55 W	L	4	32		
SV	R	4	3	FIXDT	12
TBLK	I	4	- 5		20
TBLK	I	4	5		20
TBLK	I	4	5	SETRD	20
TCSI	I	2	256	DRCTRY	512
TEXFLG	L	4	1	OPTNS	4
TW016	R	4	1	INPUT	4
TXTAB	I	4	3	MISC	12
UVSWS	R	4	9		36
UVW	R	4	9		36
VFOV	R	4	1	FRM1	4
VP	R	8	3		24
VPN	R	4	9		36
WND	R	4	3		12
WNDFLG	L	4	1		4
X	R	4	1	INPUT	4
ZC	R	4	1	FADE	4
ZMIN	R	4	1	FADE	4

Table C-6: Variable List for SCGEN (Sheet 4 of 5)

	TOTAL	Table C-6: for	Variable SCGEN	List
SIZE DIMN TOTAL	820 15,098 5 6, 498		5 of 5)	

Appendix D
Collected Data on Operations

Appendix D

The data in this appendix represents the data collected regarding the number and types of operations performed on each type of variable. It is divided into six sections as follows:

```
Section 1 - 2 Byte Integer Operations
Section 2 - 4 Byte Integer Operations
Section 3 - Logical Operations
Section 4 - 4 Byte Real Operations
Section 5 - 8 Byte Real Operations
Section 6 - Other Operations
```

The column headings for the first five sections are described below.

MODULE name of the subroutine or program containing the operations INTERNAL name of the internal subroutine contained within the module A# thru R# number of operations of each type as follows: В С D Ε F G Arithmetic IF H Logical IF Ι ELSEIF

J .EQ. K .NE. L .GT. M .LT. N .GE. 0 .LE. Ρ . AND. .OR. .NOT. The column headings for the sixth section are described below.

MODULE

name of the subroutine or program containing the operations

INTERNAL

name of the internal subroutine contained within the module

A# thru T#

number of operations of each type as follows:

- A GOTO
- B GOTO ASSIGN
- C Computed GOTO
- D DO
- E DO FOR
- F DO FOREVER
- G DO UNTIL
- H DO WHILE
- I LEAVE
- J Procedure Call
- K Subroutine CALL
- L READ
- M WRITE
- N FORMAT
- O SELECT CASE
- P CASE
- Q ASSIGN
- R REWIND
- S RETURN
- T STOP

Appendix D

Collected Data on Operations

Section 1 - 2 Byte Integer Operations

MODULE INTERN	AL A#	В₩	C#	D#	E≢	F#	G#	н¥	I#	J#	ĸ	* L	* !	4	N#	0#	Ρ#	Q#	R≢
AREA1						4		2	6		7								
AREAZ						7	•	12	7		6	4						1	
AREA3						2	;	6	16	2	2								
AREA4								15			8	9							Ź
ARECAL																			
AREMOD																			
CMNOUT																			
:00L						=		ŝ				7							
COLOR		4				6		4			1	2	1				1	_	
COLOR ALAYE	RING	1				34		7			1	3		2	í	2	2	2	
CPBLND						1													
CPFADE			1			€													
CPLITE		1				4		_				_							
CSDEF						3		8			5	6							
CXMAP			1			3		1	-		_	1	~			,		7	
DECODE	i2	7 1	6 2:	ł		158	3	93	- 1	4	•5	37	55			3	1	7	÷
DLCAL							-												
DRCTRY							7 2	:			2							i	
EDGCAL							4	5			5	3						1	
EDGGEN							2	3			J	J							
EDGORD EDGORD FACVT							2	1			1								
EDWOUT						,	_	•			•								
ERRROT																			
FACCOM							3												
FACGUT							_												
FACPRO						1	3	3	}		2		ج					i	
FADCMP							- 6												
sEb								3	į		3							1	
EMOD																			
=3481							1	1			5								
FRAMES																			
FRAMES								ä	2		4								
DROUT																			
INITE																			
INIT3							4												
INPUT							2												
_NGLAT																			
LOD							_			2	1 E	1	£		2			2	
LR2	- FAT	3					5 2	2		2 1	5		0	,	_			_	
LR2 MODSE	LELI						د		L	1	_								
LSTOUT																			
MDCLR2 MMFAD																			
MODCLR																			
MODULA							2												
MODEY2							_												
MODIFY																			
MODRD																			
MODSET																			
MODST2																			
*CDULA		3	2			•	73	3	3	I	31	6						i	1
MOVE																			

MODULE !	INTERNAL	A#	B#	C#	D#	E#	F#	G# 	H#	[#	Jŧ	ļ !	(#	L# 	M# 	N# 	D#	P#	G#	R≢
MULT																				
VEWBLK		i	. :	l			1													
NEWED																				
NEWPL																				
YSEDGR							12		ح				2							
NSOUT				l			25		3			1	2							
NSRSLV		3	} ,	3			14		ð			6	2	1						1
NSRSLV	PRINTEDGE																			
GRDER							4													
OVERID		ā	2				14		20			8	12							
PARSEL		1	į.				9		4			2		1	1	l				
PATPRO																				
PPCNT									1							1				
PPFPL		8	3	6	1	2	21		4		2	4	1	3				!		
QNICO							12					1								
PPLIST		(;	2		1	33		9)		2	7	1						1
PPMSG																				
POSORT							3													
PPUOL							1													
PRAPLU			1				33	;	35	5		16	15						ì	1
PRAREA							ع		4	•	4	11	3					;	5	
PRAUPD									11			3	N.							1
PROLR							1													
D-QMD																				
PREDGR			1	1			15	5												
PREEFS							6		1.	7		19	21					1	2	7
PRELOD							<u>3</u> 4			7		Ď	5							1
PREPD			1				18			4		4							i	
PRESEL			•				38		ئے 4	3		29	23					2	1	1
PREBAU							120		3		Ø	82	11	8				3	2	15
PRINIT							21													
PRIPRO							3													
PRIRSV			4					4		3		٤	2							
PRINEFS			•				22	2	21			9							7	6
PRINKTO			3				16		1			16			!				3	
PROUT			_		2		4		1			8				2			3	
PRSTOR					_		14		-	•		_								
PRTPLU			1				2:		2	1		19	15	1			1		8	2
	CLEARTRA		•					3	_	-		-								
PRVIS	CELMINION		13		15		19													
PTCAL		•						i		1		5							1	
PTCLR2	i							•		-		-								
PTLGEN																				
PTLSIT								2		3			3	}						
PUT								_		•										
PUT2	•																			
PUTCLR																				
PUTSET																				
PUTST2																				
RAMOUT								3												
RAMSET	i .						1	٠.												
RDBLK																				
REED																				

REED2															
ROTMAT															
RSTPED															
SAVELT					3										
SCGEN															
SETFIL															
SETRO															
SETRD2		_							-	_	٠,				7
SINGS	4050E) FOT	3			164	116		114	5	5	3	1		4	7
SINGS	MODSELECT				5	1	1	5							
STPED					4	5		5							
STPLT					5	1		2	70					_	
TB2		1			163	62		27	39	1	1			5	5
TB2	MODSELECT				2	1	1	5							
TMULT															
TRANS															
TSBNST		4			55	23		4	10		5	7	3	1	5
TSBSNO			2		4	3		1	5		1	1		1	3
TSDBN			1			1			1						
TSEA															
TSEDA						1			1						
TSEDGR		1			18	3		1		1		3			5
TSEMOV			1		32	1			1						
TSESP		3	5		18	4		4		1	1	1			ć
TSINIT					18										
TSLOD															
TSLODS					21	15		3	7	1	3	1	1		
TSMUX			5			3		2			ŝ			1	
TSPINC		i	1		3	3		3	٤						
TSSHAD			5			5			3		ż				
TSTXMD			1		6	7		3	5	2					
TSTXMD	SETUPLOD														
ESTAMD	SETUPMAP	2			1	1		i		1					
TEMUL															
TVEC															
UPDATE															
YEC															
VIDOUT															
VIDPRO	}				3	5		4	1						
VPAINC	·				30	1			1						
VPCFC					9	1		4							
VPFADE	•				2	1		1							
VPIFLD)														
VPILN					2										
VPLNDL															
VPLTC					5										
VPMLF					14			3							
VPSIMP)				i5	1		3							
VPTEX		2			2										
VTP		1				14	1	11	5						1
WINDOW	i														
HNDDMP															
WRTFPL															

Appendix D

Collected Data on Operations

Section 2 - 4 Byte Integer Operations

MGDULE	INTERNAL	A#	B#	C#	D#	E#	F#	6#	H#	I#	J∎	K	* (.#	Mik	₩	0#	P#	G#	रिक्र <u>ं</u>
AREA1						_	9													
AREA2							13							•						
AREA3							24													
AREA4							2													
ARECAL							5		3			6						,	3	
AREMOD																				
CMNOLIT																				
COL																				
COLOR							4		2						5			:	l	
COLOR	ALAYERING	1					5		1			1								
CPBLND							1													
CPFADE			1																	
CPLITE		1					3		1				1							
CSDEF							2													
CXMAP		5					24		15			3	5	1		4	ءَ ﴿	2		
DECODE		9					15													
DLCAL		2					5													
DRCTRY		14	5	. 2			32		7			7		4	1			;	5	
EDGCAL		12			2		53		7			4	1	1	2				1	1
EDGGEN		14					40		9		2 1	10		2	2				5	1
EDGORD			5	i			14		6					5	3				2	
EDGORD	FACVT	I					5		2				1					!		
EDWOUT		4	•				6		3			1		5						
ERRROT		_		_					_			_								
FACCOM		5		. 6		l	15		а			3	4	1						
FACOUT		5					12		_			1		_					^	
FACERO		20	1 4	•			37		3			6		6				1	2	
=00CNo							1												ı	n
aE0		_					51		19		•	40	1						4	8
FMOD		9		,			20		1			1		=	1					
FRAME! FRAMES		10				i -	30 71		6			1	1	5 3						
FRAMES		28 5				2 1	16		7			•	-	5		:		3		5
HDROUT		ĩ		, ,		ı	4		í		1	2		J		,	,	J		-
INIT2		٤	. 1				27		•		•	_								
INIT3		1		•		1	10		a	,						;	2 ;	2	2	
INPUT		24		2 1		•	38		•	•						•		•	-	
LNGLAT		_	•	•			-	,	1			1								
LOD		7	, 3	3 6	,		8	1	1			•		1						
LR2		•					68		1			1		Ī						
LRS	MODSELECT						á													
LSTOUT																				
4DCLR2							â	?	â	2			1	1						
MMFAD							18													
MODELR							á		á	2			1	1						
MODENT		6	5 6	2 1			16	}	1					1						
MODEYS		16	9 6	2		1	35		6		1	2	2	2						1
MODIFY		18) a	3		1	28		6		1	2	5	2						1
MODRD		8		3		1	13		,			1	1	2	1	l .		1		1
*ODSET			3			1	Ę		â	5			1	1	1	Į.				1
*ODST2			3	í	2	1	•		ć	2			1	1		i				1
MODULA	1	í	2				7	7	,	3	2	3	5	3				2	1	
#OVE																				

MODULE	INTERNAL	A#	В₩	C#	D#	E#	F#	G#	H#	[#	.	J#	K#	L#	M#	N#	01	*	P#	Q#	R#
MULT											_						_	-			
VEW8LK		1		1	,		17			3		2						1			
NEWED		5					25			6		2	2	4				1	i		1
NEWPL		5					15			i								1			
NSEDGR		1					7			3		2		1				i	:		
ASOUT		7					36			5	i	3	1	6							
NSRSLV		17	5	i			85		2	0	1	11	4	6	3	3	1	5	1		
NSRSLV	PRINTEDGE	1					2											1			
ORDER		6	- 2	2			4			3		3									
OVERID		11					8			4		4									
PARSEL							1														
PATPRO		3	6	•			5			2				2							
PPCNT		13				1	38			3		2				Į.					
SPFPL.		1	. 6	i	2	1	16			6		1		4							
PPINP		5					24			8		5		5		t	İ		3	2	1
PPLIST		6	5	5	l		25			3		1		ć							
PPMSG																					
PSORT		â	? ?	2			7			2		1					:				
PPUGL		4		l			10			1		1								_	
PRAPLU		ć	-				30	İ	1	4		4	19	6	•				•	5	1
PRAREA										1		1								_	
PRAUPD				1			1			1		1								l	
PRCLR							1														
PROMP							_			٤		2									
PREDGR		Č	2				7			6	1	2	5	1				1			
PRSEFS							33			,					,						
PRELOD		1	l				5			6 23	1	4 18		ć		<u>:</u>	2			3	3
PREPD				ı			38 27		1 1	:3 1	ī	10			•	•	_			,	,
PRESEL				4			25			15	3				5					5	7
PREBKL			,				lã				J	11	J		•					_	•
PRINIT PRIPRO			l 4	1	4	1				6		3	1		2						
PRIRSV			,		7	•	4			4		3			•			1		1	
PRINEFS							17			•		•	_							-	
PRNXTO							18			13		11	2								2
PROUT	•	1	4				69			5	2				7					1	
PRSTOR)	•	•				4			ī	_				l						
PRTPLL							59		i	29	4	11	12				3	2	<u> </u>	7	3
	CLEARTRA	N .					á														
PRVIS								1													
PTCAL		!	5				11	l		5			2	:							
PTCLR	2						:	1		2			1		1						
PTLGEN			2				ç	3		6		7			1			1			
PTLSI			1				1	7		5		1			2			1	l		
PUT			9	2		1	25			5	1				2	2					1
STUR			9	2		1	5	5		5	1	â			2	2					1
PUTCLI	₹							1		2			1		1						
PUTSE							ė	2													
PUTST								2					_								
RAMOU								6		5	2			?							
RAMSE	T		2	3	i	2	3			6			.		_		i				
ROBLK			9	1	5	2	5			5			ĺ		2						
REED		1	1	3		1	31	8		5	5	: 3	3 1		2	2					1

MODULE	INTERNAL	A #	B#	C#	D#	Ei	F	* (5#	H#	Į#	. J	*	K#	L#	M#	N#	0#	P#	Q#	R#
REEDS		11	3			1	_	30		5	5	1	5	1	2	â	2	-			1
ROTMAT RSTPED		1						1		1	ı			1							
SAVELT		ě						18		ć				i	1						
SCSEN		4		4	•	ı		5						-	_						
SETFIL								1		1	l			1							
SETRO		2		1	l	1		5			2			1	1	:	l				1
SETROS		3		â		1		5		á	2			1	1	1	ļ				1
SINGS								141													
SINGS	MODSELECT							2													
STPED		9						24			€		4		3		2				
STPLT		8	3	}				23		19	9		3	1	3	í	2	1			
TB2								136													
TB2	MODSELECT							5													
THULT																					
TRANS								_													
TSBNST								2			1		_								
TSBSNO			1					6			2		5							1	
TSDBN								5			1		<u>:</u> د		,						
TSEA		1						4 7			4 1		6	1	1		2	2			Ź
TSEDA		3						3			1		0				_	_	1		_
TSEDGR TSEMOV		14						ŝ			•								•		
TSESP		15						3			3				1			2	1	2	1
TSINIT		1.			1	1		4			ı				1			-	•	-	•
TSLOD				<u>,</u>	•	•		2			i										
TSLODS	:			2				31			•										
TSMUX					2			2													
"SPINE	·			5	-			28			ڌ	2	5							1	i
TSSHAD				1																	
TSTXMI)	18) .	3	1			56		1	1	2	8	1	. ;	3	ì.		1		4
TSTXME	SETUPLOD	4	•	1		1		7										ì			
TSTXM	SETUPMAP	4	•	4	1			24			9		7	3	2	3	1			i	2
TTMUL																					
TVEC																					
LPDATE				1				1													
VEC																					
VIDOU				٠.		_					2		7			-	9			3	3
VIDPRO					1	3		18 25			2		7		2 1	5 3	2	1		1	1
VPAIN				3 1				4	1		, S		5			3 1	_	•		1	7
VPCFC VPFADE	•			1				1	1		5		5			1					'
VPTFLI								1			•		J		•						
VPILN	,		ì					9													
VPLND				ē	2		2	•			1		1								
VPLTC	-	,			ı		-	26	1	l	6		1 2 6			3	2	1		1	1
VPMLF			2		2	2		3					6		ł						1
VPSIN	3	ì	2		1	ī		5			5 3	1	1			1		2	i	2	
v TEX		Ì			i	1		13			5		4					1			
VTO				1				10			4		4								
WINDO	H					2															
WNDDM	P		-	4				22			6		2			8					5
WATEP	L		i			1		1													

Appendix D

Collected Data on Operations

Section 3 - Logical Operations

MODULE	INTERNAL	A#	9#	C#	D#	E#	F#	6#	H#	I#	J#	K#	Lŧ	M#	N#	0#	P#	Q#	RI)
AREA1																				
AREA2																				
AREA3																				
AREA4																				
ARECAL																				
AREMOD									,											
CMNGUT CDL									1											
	ALAYERING						č	,	1									1	l	
COLOR	HEHIENTING						٠	•	1											
CPBLNO																				
CPFADE									i											1
CPLITE																				
CSDEF																				
CXMAP									1											
DECODE																				
DLCAL								i	3											1
DRCTRY								2	5											
ED6CAL							1	1	4											1
EDGGEN								- .		l 3									:	
EDGORD							1	2	•	3										
EDGORD										5										
ERRRPT									,	•										
FACCOM																				
FACOUT								5	(5	3							i	1	i
FACPRO							1		2:										3	5
FADCMP																				
FEP									,	3								1		
FMOD									;	3										
FRAME1									1											i
FRAME2								5			1									
FRAME3								2		5										
HDROUT	•																			
STINI								2		1									1	
INIT3								2 1		2									ī	
INPUT LNGLAT							7	1		ς.										
LOD										i										
LR2										5									5	
LR2	MODSELEC	Ţ																		
LSTOUT																				
MDCLRE																				
MMFAD																				
MODEL																				
MODEN										2										
MODEY																				
#ODIF	7																			
MODRD	7																			
MODSET																				
#GDUL																				
MOVE	n																			

MODULE	INTERNAL	A#	B#	C#	D#	E₩	F#	G#	H#	I#	J#	К#	L#	M#	N#	0#	P#	Q#	R#
MULT																			
NEWBLK									2										
NEWED							4	•	9										:
YEMPL									1										
NSEDGR									1									ı	
NSOUT																			
NSRSLV									5									2	
NSRSLV	PRINTEDGE								1									1	
CRDER																			
GVERID																			
SARSEL									1									1	
PATPRO									2									1	
POCNT									1										
PPFPL									4										
PPINP									5										
PPLIST									2										
PPMS6									1										
PPSORT									1										
PPUOL									2										
PRAPLU																			
PRAREA																			
PRAUPD																			
PROLR																			
PROMP																			
PREDGR																			
PREEFS																			
PRELOD																			
PREPD PRESEL																			
PREBLU																			
PRINIT									2										
PRIPRO									3										
PRIRSV									3									2	,
PRNEFS									J									-	•
PRINCES																			
PROUT									1									1	
PRSTOR									•									•	
PRTPLU																			
	CLEARTRAN	ı																	
PRVIS									í										
PTCAL									1										
PTCLR2																			
PTLGEN									1										
PTLSIT									1										
PUT																			
PUT2																			
PUTCLR																			
PUTSET																			
PUTST2																			
RAMOUT																			
RAMSET																			
4DBLK																			
REED																			

ODULE	INTERNAL	A#	₽#	£#	D#	E#	F#	G#	H#	I#	J#	K#	L#	M# 	N# 	C#	P#	Q# 	R#
EED2																			
DTHAT																			
STPED																			
AVELT																			
CGEN																			
ETFIL																			
ETRD																			
ETRDE																			
INGS									68	}								68	}
	MODSELECT	•																	
TPED									1										
TPLT									1										
32									56	}								50	3
B2	MODSELECT	•																	
MULT																			
RANS																			
TSBNST																			
SBSNO																			
SDBN																			
TSEA																			
SEDA																			
TSEDGR	1									i									
TSEMOV	,																		
TSESP																			
TSINIT	•																		
~SL00																			
TSLODS	3																		
TSMuX																			
TSPINO	;																		
~SSHAI)																		
TSTXME)																		
) SETUPLOD																		
TSTXM) SETUPMAP																		
TTMUL																			
TVEC																			
UPDAT	Ē																		
VEC																			
ATDOR										_									
VIDPR										3									
VPAIN																			
VPCFC																			
VPFAD																			
VPIFU																			
VPILN																			
VPLND																			
VPLTC																			
VPMLF																			
VPSIM																			
VPTEX								_		_									
VTP								9		7									
WINDO																			
WATER																			
	4									1									

Appendix D

Collected Data on Operations

Section 4 - 4 Byte Real Operations

MODULE	INTERNAL	A#	В#	0#	D#	E₩	F	*	G#	n#	I	*	J#	K#		.#	M#	N#	U#	, 	P#	Q#	R#
AREAI		3						5															
9REA2		1	15					12															
AREAZ		8	12					12															
AREA4		4	14	1				10															
ARECAL		6	12	. 4	•			16			4		3			i							
AREMOD		8						11			3		ä	2			2				1		
CMNOUT																							
CCL.								1															
COLOR								5															
	ALAYERING																						
CPBLND		1						7															
CPFADE		1					1	2			2								1	1			
CPLITE		1		1		3		16			5					1	4	,					
CSDEF																							
CXMAP		5	ŀ																				
DECODE								3															
DECAL								1															
DRCTRY																							
£360AL			1					25			3	1	1			1	4				_		
EDEGEN		4				2		څۀ			7				1	3	3	i	1		2	1	
±DGCRD		1			i	i		3			1			l									
EDGORD								1															
EDWOUT																							
ERRRPT																							
FACCOM								1															
FACGUT		:	. :		1		1	6															
FACPRO			_		_	_		11			_					1			1				
FADCMP		9				8		33			6					6		. ,	٠,				,
- =3		4				6		145			7		,	4	3	25			ذ	4	49	Ó	3
F#00		16				4		25			1						:						
-ROME1		Ė					6	23											I				
FRAMES		3	. 1			5	1	18															
FRAME3								٠,															
-DRGUT								2															
STIMI								7															
INIT3				,		,		7			1												
INPUT		1			1 4	3	5	33 10			1	1				1		ı					
LYGLAT			•	+	4		۲	10															
r <u>ฏ</u> ฏ																							
LR2 LR2	MODSELECT																						
LSTOUT																							
MDCLR2																							
MALEAD	;	•	1 1	ב כ	7	a		30			9	7				6		1		6			
MODCLE	1	1.	1 1	_	J	,		20			•	J				-		•		J			
MODENT																							
MODEYA																							
MODIF																							
MODRD	1																						
MODSET	•																						
MODST																							
MODULA											1					1							
MOVE	•							1			•					•							
								•															

MODULE IN	TERNAL	9#	В₩	C#	D#	E₩	FN	61	H#	I#	J#	K#	L#	MW	N#	0#	P	\$ (2#	R#
MULT		1		1				2												
NEWBL K								3												
NEWED								7	1						1					
NEWPL								3												
NSEDGR							_		_											
NSOUT							-	32	6		2			2	3			Ž		
NSRSLV			1					4												
NSRSLV PR	INTEDGE							,									_			
ORDER								4									1			
OVERID																				
PARSEL								i												
PATPRO		12		18				9												
PPCNT		5		ä				5	1						1					
POFPL SOIND		2		3	,			3	1				3						2	
		۲		•	3			3	1			•	٥						ے	
PPLIST																				
PPMS6																				
PPSORT PPUGL																				
										4	,							4		
PRAPLU		,					2 3	20	1 5	4			٠.	- ,				4		
PRAREA PRAUPO		ح ڌ	15			1		28 20	4	1	۲	. 1	2 .	2 2	ž					
PROLR		3	-		l.		•	10	*					٤	٤					
PROLIT																				
PREDGR						Ē		5												
PREEFS						٤		J												
PRELOD								ŝ												
PREPO								3												
PRESEL			ě	1				: 7	15					8	ć					
PREBEL			3					25	5		1			Ų.		5				
-RIVIT				,				1	J		٠					J				
041PRO								•												
PRIRSV																				
PRINEFS																				
PRNXTO																				
PROUT							;	28	4					5	و					
PRSTOR							•	5	,				,	-	_					
PRIPLU			1					6	5		1			1				1		
PRTPLU CL	FARTRAN		•	•				•	~		•			•				•		
PRVIS																				
PTCAL		1				2		3												
PTCLR2		•			•	_		_												
PTLGEN		2						6	5		1			1	1	1	1	2		
PTLSIT		3	3	3				11	4		1				i	-	-	-		
PUT		•							·		•				-					
PuT2																				
PUTCLR																				
PUTSET																				
PUTST2																				
RAMOUT																				
RAMSET																				
RDBLK																				
REED																				

MODULE	INTERNAL	9#	B#	C#	D#	E#	F#	G#	H#	I#	J#	_ K	*	L#	M#	N#	G#	P#	Q#	R≢
REEDS																				
ROTMAT		3	3	19			18													
RSTPED							2		_							_				
SAVELT							6		2							2				
SCGEN SETFIL																				
SETRO																				
SETRD2																				
SINGS			3				17													
SINGS	MODSELECT																			
STPED							13		2						1	1	1		1	
STPLT		5					9		1						1	1			1	ļ.
TB2							3													
TB2	MODSELECT																			
THULT		5					2													
TRANS							1													
TEBNST		_		,																
TSBSNO TSDBN		5 5		2 2			12 12													
TSEA		5							9	1		2	1	2	1	3	. 1			
TSEDA		J	25		12		37		i	•		-	•	-	•	1				
TSEDGR							-6		_							_				
TSEMOV							11		1			I								
TSESP		12		5	4		13													
TSINIT							16													
TSLOD			1	2	1		3		1							1				
TSLODS		1		1			31													
T5MUX		_		_			3													
TSPINC		3		3			12		3											
TSSHAD TSTXMD		15 5	4	3 7			11 18		3					1	:					
	SETUPLOD	1	7	'	J		2		خ						غ	i				
	SETUPMAP	•					_		_											
TMUL		1		1			2													
TVEC		1		1			2													
UPDATE	1																			
VEC		1		1			Ŝ													
VIDOUT							_								_					
VIDPRO			2		2		2		5			1		,	ŝ	:		(2	
VPAINC		2	4				75 8		6					6						
VPCFC VPFADE		4		10			25		2						1		1			
VPIFLD		2		2			5								•			•		
VPILN		2			•		9		1					1						
VPLNDL		-		ã			4		1					-	1					
VPLTC							9													
VPMLF		1	1	4	,		2		8			8	2		3	?				2
VPSIMP		2					3		4	1	l		1	6				;	3	
VPTEX														_				_		_
VTP		35							31	!	•		2	9	18	2 4	ć	?	i	2
WINDOW		4	2	2	. 9		27													
WNDDMP																				
WRTFPL																				

Appendix D

Collected Data on Operations

Section 5 - 8 Byte Real Operations

REED

Appendix D

Collected Data on Operations

Section 6 - Other Operations

HODULE	INTERNAL	ρæ	24	0#	D#	E#	F#	G#	∺ *	<u>:</u> #	:# 	. К	• L	\$	1# 	N#	0#	C#]#	5#	S#	T#	_
AREA1		3										÷	2								;		
29292		16										5	2			1					i		
=RE.33		18									1		2								:		
AREA4		14										7	2										
ARECAL		10																			1		
AREMOD		?																			J	l	
CHNOUT		_											15		1	i					,	,	
COL		8											6								ć		
COLOR	AL AVERTNO											4	:		5	a	,					•	
	PLAYERING											7			J	-	•						
-::-,1		5			7	,																	
CPFADE		4			3							1										2	
CPLITE		5 8			1	•						•										- 3	
- 30					-	•						2	ç		11	6						,	
		12 161			â)						_			• •		•		13				
DECODE		101			ä							1	3			3	,		•	-		1	
DRCTRY					: :	• ;						4	-		7							1	
EDGCAL					. :		5				•	7			3			1 .	4			• :	
EDGGEN		:			1		2					2	4		a			•	•			•	
EDGORD		-			,		- 7				•	-	,		6							-	
EDGORD	CACUT						•								ì								
EDWOUT	FMCVI												5		•							1	
													J										
		5				4						3	17		4	. 4	•					-	
FACGUT		_	•				1					4	1		1							ì	
FACPRO							7				•	•	21		3		•						
FADCMP						7	•								•								
FRUCIP		58	ì			•					ä	29				:	3					4	
**************************************			•				:					3					_					1	
<u></u>					• .	2			•	2	2 8	2	65	2	21	. 1	3						1
FRAMES					18				•	_		34	38	_	11		€						:
FRAMES		11)			1							19	2	5		5						
HDROUT		•	•				i																
INIT2							2						15				1					1	
75173							:						24				3					1	
NEW T							, -					30	19		1							1	
LNGLA												23											
L0D						2							1				I						
LR2		.1	:									٠	·:		5	ā	1						
LR2	MODSELEC	T																					
LSTOUT													1									1	
♥DCLR2												2	3								1	1	
~₩CΩD					1	ð																1	
MODELS)											2	3								i	1	
MODENT						5							5		4	4	4						
MODEYE							5					4	7		:	l	1						
MODIFY						5						4	7			•						3	
+CDRD												2	4			•	:					3	
~ 00SET	ſ											3	4			1	1.				1	1	
MODETE												3	4			1					1	1	
MODULA		2	6							3		1										•	
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						2																	

*COULE IN	NTERNAL	A #	B#	0#	<u>]</u> ‡	Ξ÷	=#	G#	H#	I#	J# H	(# :	.#	n3 .	· • · · · ·	#	₽#	Q#	R#	S#	T#
MULT					3															1	
NEMBLK					3						?	2		6	6						
NEHED						2					- 4	Ġ		1	:						
NEWPL		•				i					22	:		•	:					1	
NSEDGR		3				•					8	-		:						:	
VSCUT		3						4	,		27	3		•	•					1	
NSRSL		12				4				5	1	6		4	4					5	
NSRSLV I	31,7555	•-				•		•	•		•	-		3	3						
GRDER					3									•	_					2	
OVERID		32			:						4							3	3	ä	
PARSEL		6			•							5		;	3					1	
SATPRO		·				-					4	5								:	
SOCYL					4						14	_		1						3	
ביבקנק.		1			3						• •	2		6	6						
PPINP		-			6						:	3		14	14					-	
POLIST					9						3			1.2	18					Ź	2
PPMSG					•									2	2					;	
PPSORT		2			:									:						â	2
ps.g.		-			4							1		4	4					3	
FRAP		13	;		3						:2										
PRAREA											-										
PRAUPD			į								4									:	
PROLR																				:	
PROMP		1												39	Ē.;					;	3
19 <u>5</u> 137		ä									25									ć	2
PAEEEG		25									:4										-
PRELOD		5			Ė							ŝ									
PREPD											3									:	
PRESEL		58									13									:	
FRFBKU											5										!
•					3	3														ć	2
17,141		1									1	:0		5	5						
PRIRSV		9	5						1			28		ì	1						-
PRNEFS		23																			3
DTXARG		36	8								8										.
PROUT		18	3						7		25	3		1	:						i
PRETOR																				ä	1
2 37°2 _2		1	7		19	9						4									2
	CLEASTRAN																				
PRVIS															36						1
PTCAL					Ş	5					4	٤		1	:						-
PTCLR2											5				_						1
PTLGEN		1.				1						3		7	_						3
PTLSIT		•	7			1						4		7	7						3 2 3
PUT					(5					2	4		1	1						
PUT2						1	6				ع ع	<u>.</u>		1	i						3
PUTCLR											٤	<u> </u>									:
PUTSET						1															•
267572											_	_		_	•						
RAMOUT			6		,	3 3 2					2	7		3		-		_			
RAMSET			7			3					14	14		4	4	ā	<u>'</u>	6			
RDBLK					i	2					á	ŝ		_	_						1
REED					;	5					2	4		2	5						4

*CDLLE	INTERNAL	P#	3#	C#	D#	5#	- t	; =	n#	I#	J#	K#	L#	M#	N# 	[;	- *	2 4	R#	S#	<u>*</u>
REEDS						5					3	4		1	1					-	
ROTMAT											6		•							1	
RSTPED		1																			
SAVELT		2									5			i	:					٤	
SCGEN						2					1	7		2	Ė						:
45 77 1_											,	2		1	:					•	
SETRD											3 3	4		1	1				1	:	
SETRD2		167									:3	- 33		£3	5				•	:2	
SINGS SINGS	MODSELECT										.5				3					3 L.	
STOED	. 10000000	:8			4						2	8		3	Ş					2	
STPLT		19			3						2	8		1	:					2	
732		134									:8	32		53	2	1	2	26	,	:	
	MODSELECT																				
TMULT					3															1	
TRANS					2	<u>'</u>														1	
TEBNST		25																		1	
7589NO					5							1								1	
TSJAN					1						1									•	
TSEA TSEDA		17 .5		1	. 4						:3	5								:	
TSEDGR					5		•				15										
TSEMOV							,				1									1	
75832		1			_						_	10		20	13					:	
TBINET		-			3							1								:	
TSL00		2									3										
TSLIDS		. =	•		13	3 4	•				4	;								1	
TSMUX					4						_									i	
TSPINC											2					•	6	•		1	•
755-AD		ã			3		-				1 5									•	•
15"X*D		3	<u>-</u>		13	c					5	6	,	2	٤						•
	SETUPALO SETUPAR				4	i.		;	2			2		1	1						
TTMUL	35 35 55					3			-			-	•	•	•					:	
TVEC						2														1	
LPDATE						_						6	,							;	
VEC					ć	2														•	
VIDOUT												3									
VIDPRO		3					2				7			3	3					:	i
VPAINC		13				4					1		ŝ								
VPCFC			•			5					4										i
.=FADE		7	7		!	1					4	•									
valFLD untuk																					•
VPILN VPLNDL																				ä	2
VPLTC			,			3					5	5 4	,	1	1						5
VPMLE		13				3 2 1 1.					11				_						2
VESIMP	ı	-				- 1 1.	2				6	,									l
PTEX							<u>2</u>					4	ŧ.								1
VTP		6	5			1						i		28	20						<u>:</u>
MOGNIW							_				3			_	_						1
MNDDMP						,	5		2	1			3	5							2
WRITEPL	•											4	4	1	:						1

22 4 15/41	FIFD
SECURITY CLASSIFICA	TION OF THIS PAGE

16. RESTRICTIVE MARKINGS 10. RESTRICTIVE MARKINGS 10. RESTRICTIVE MARKINGS 11. RESTRICTIVE MARKINGS 12. SECURITY CLASSIFICATION AUTHORITY 13. DISTRIBUTION/AVAILABILITY OF REPORT 14. PERFORMING ORGANIZATION REPORT NUMBER(S) 15. MONITORING ORGANIZATION REPORT NUMBER(S) 16. NAME OF PERFORMING ORGANIZATION School (If applicable) 16. NAME OF PERFORMING ORGANIZATION School (If applicable) 17. ADDRESS (City, State, and ZIP Code) 18. ADDRESS (City, State, and ZIP Code) 19. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER 10. SOURCE OF FUNDING NUMBERS 11. TITLE (Include Security Classification) 11. TITLE (Include Security Classification) 12. PERSONAL AUTHORIS) PATRICK E PRICE 13. TYPE OF REPORT 13. TYPE OF REPORT 13. TYPE OF REPORT 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (CONTINUE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER THAT CAN CHANGE 17. THE PURPOSE OF THIS THESES WAS TO DESIGN A COMPUTER THAT CAN CHANGE 17. THE PURPOSE OF THIS THESE SAS TO DESIGN A COMPUTER THAT CAN CHANGE 18. S	REPORT D	OCUMENTATIO	N PAGE			Form Approved OMB No. 0704-0188					
28. SECURITY CLASSIFICATION AUTHORITY 26. DECLASSIFICATION / DOWNGRADING SCHEDULE 4. PERFORMING ORGANIZATION REPORT NUMBER(S) AFIT/GE/ENG/39D-40 6a. NAME OF PERFORMING ORGANIZATION 5chool of Engineering 6c. Address (ciry, state, and ziP code) AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AEB OH 45433-6503 8a. NAME OF FUNDING/SPONSORING 6c. Address (ciry, state, and ziP code) 8c. Address (ciry, state, and ziP code) 10 Source of Funding Numbers PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM 11 TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12 PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT 13b. Time Covered FROM 15 Subject Terms (Continue on reverse if necessary and identify by block number) 17. COSATI CODES FIELD GROUP 18. Subject Terms (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessa			16. RESTRICTIVE	MARKINGS							
APERFORMING ORGANIZATION REPORT NUMBER(S) AFIT/GE/ENG/89D-40 6a. NAME OF PERFORMING ORGANIZATION SCHOOL OF ENGINEERING 6c. ADDRESS (City, State, and ZIP Code) AIR FORCE INSTITUTE OF TECHNOLOGY MRIGHT PATTERSON AFB OH 45433-6503 8a. NAME OF FUNDING/SPONSORING GRANIZATION 8c. ADDRESS (City, State, and ZIP Code) 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT MASTERS THESIS 13b. TIME COVERED FROM 16. SUPPLEMENTARY NOTATION 17. COSAT! CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identity by block number) COMPUTER 19. ABSTRACT (Continue on reverse if necessary and identity by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL— ITAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL— IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL— IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL— IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL— IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—			3. DISTRIBUTION/AVAILABILITY OF REPORT								
AFIT/GE/ENG/39D-40 6a. NAME OF PERFORMING ORGANIZATION SCHOOL OF ENGINEERING 6c. ADDRESS (City, State, and ZIP Code) AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AFB OH 45433-6503 8a. NAME OF FUNDING /SPONSORING ORGANIZATION 8b. OFFICE SYMBOL (If applicable) 7b. ADDRESS (City, State, and ZIP Code) 7c. ADDRESS (City, State, and ZIP Code) 7c. ADDRESS (City, State, and ZIP Code) 8d. OFFICE SYMBOL (If applicable) 9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. NO. NO. NO. NO. NO. NO. NO. NO. NO.	2b. DECLASSIFICATION / DOWNGRADING SCHEDU	LÉ	UNLIMITED								
66. NAME OF PERFORMING ORGANIZATION SCHOOL OF ENGINEERING 66. ADDRESS (City, State, and ZIPCode) AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AFB OH 45433-6503 8a NAME OF FUNDING/SPONSORING ORGANIZATION 8b. OFFICE SYMBOL (If applicable) 9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER PROGRAM PROJECT NO. 10. SOURCE OF FUNDING NUMBERS PROGRAM PROJECT NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT MASTERS THESIS PROM PROJECT NO. 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 1988 DECEMBER 16. SUPPLEMENTARY NOTATION 17. COSATI CODES FROM TO 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS MAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM. THE PROSLEM. THE PROBLEM CALCULATED. COMPUTER MAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROSLESSING REQUIREMENTS OF REAL-	4. PERFORMING ORGANIZATION REPORT NUMBE	R(S)	5. MONITORING ORGANIZATION REPORT NUMBER(S)								
SCHOOL OF ENGINEERING 6c. ADDRESS (City, State, and ZIPCode) AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AFB OH 45433-6503 8a NAME OF FUNDING/SPONSORING 6c. ADDRESS (City, State, and ZIPCode) 8d. OFFICE SYMBOL (If applicable) 8c. ADDRESS (City, State, and ZIPCode) 8c. ADDRESS (City, State, and ZIPCode) 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. NO. NO. NO. NO. NO. NO. NO. NO. NO.	AFIT/GE/ENG/89D-40										
AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AFB OH 45433-6503 Ba NAME OF FUNDING/SPONSORING (if applicable) Bc. ADDRESS (City, State, and ZIP Code) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT STATE S			7a. NAME OF M	ONITORING ORGA	NIZATION						
AIR FORCE INSTITUTE OF TECHNOLOGY WRIGHT PATTERSON AFB OH 45433-6503 8a NAME OF FUNDING/SPONSORING ORGANIZATION 8b. OFFICE SYMBOL (If applicable) 9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER 10 SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. PROJECT NO. TASK NO. ACCESSION NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT FROM TO. 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT MASTERS THESIS 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUITES A COMPUTER THAT CAN CHANGI ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—		L									
BB. NAME OF FUNDING/SPONSORING ORGANIZATION 8b. OFFICE SYMBOL (If applicable) 9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER 8c. ADDRESS (City, State, and ZIP Code) 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. NO. NO. NO. NO. NO. NO. NO. NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT 13b. TIME COVERED 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 16. SUPPLEMENTARY NOTATION 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 17. COSAT! CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if necessary and identify by block number) 19. ABSTRACT (Continue on reverse if nec	•		76. ADDRESS (Cri	ty, State, and ZIP	Code)						
8c. ADDRESS (City, State, and ZIP Code) 8c. ADDRESS (City, State, and ZIP Code) 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. PROJECT TASK NO ACCESSION NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT TO 15b. TIME COVERED TO 1988 DECEMBER 15c. SUPPLEMENTARY NOTATION 16. SUPPLEMENTARY NOTATION 17. COSATI CODES TROM 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-											
8C. ADDRESS (City, State, and ZIPCode) 10. SOURCE OF FUNDING NUMBERS PROGRAM ELEMENT NO. PROJECT TASK NO. ACCESSION NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT 13b. TIME COVERED TO 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 1988 DECEMBER 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identity by block number) COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-			9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER								
PROGRAM ELEMENT NO. PROJECT TASK NO ACCESSION NO. 11. TITLE (Include Security Classification) DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT TASK PROME TO TO THE PROBLEM STATEMENT OF THE PURPOSE OF THIS THESIS TO ESSIGN A COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-		(ii opplicative)									
DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT	8c. ADDRESS (City, State, and ZIP Code)										
DYNAMIC ARCHITECTURE COMPUTER 12. PERSONAL AUTHOR(S) PATRICK E PRICE 13a. TYPE OF REPORT											
PATRICK E PRICE 13a. TYPE OF REPORT MASTERS THESIS FROM TO 1988 DECEMBER 15. PAGE COUNT 241 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) FIELD GROUP SUB-GROUP COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—	11. TITLE (Include Security Classification)		<u> </u>	<u></u>	<u>. </u>						
PATRICK E PRICE 13a. TYPE OF REPORT 13b. TIME COVERED 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 241 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) FIELD GROUP SUB-GROUP COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-	DYNAMIC ARCHITECTURE COMPUTER										
13a. TYPE OF REPORT MASTERS THESIS 13b. TIME COVERED FROM TO 1988 DECEMBER 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT 241 16. SUPPLEMENTARY NOTATION 17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—	12. PERSONAL AUTHOR(S) PATRICK F PRIC			· · · · · · · · · · · · · · · · · · ·	·						
16. SUPPLEMENTARY NOTATION 17. COSAT! CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) FIELD GROUP SUB-GROUP COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—	13a. TYPE OF REPORT 13b. TIME CO		14. DATE OF REPO	RT (Year, Month,	Day) 15.						
17. COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL—		10	1988 DECE	WRFK		241					
COMPUTER ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-											
ARCHITECTURE DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-		18. SUBJECT TERMS (Continue on revers	e if necessary and	d identify l	by block number)					
DYNAMIC 19. ABSTRACT (Continue on reverse if necessary and identify by block number) THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-	FIELD GROUP SUB-GROUP										
THE PURPOSE OF THIS THESIS WAS TO DESIGN A COMPUTER THAT COULD PROCESS A LARGE VARIETY OF CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-		DYNAMIC									
CALCULATIONS WITH A MINIMUM OF HARDWARE. THIS CONSTRAINT REQUIRES A COMPUTER THAT CAN CHANGE ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-	•			OW D DDOOFS	C	OF VARIETY OF					
ITS STRUCTURE TO MATCH THE DEMANDS OF THE PROBLEM CURRENTLY BEING CALCULATED. COMPUTER IMAGE GENERATION WAS SELECTED AS AN EXAMPLE PROBLEM. THE PROCESSING REQUIREMENTS OF REAL-											
· · · · · · · · · · · · · · · · · · ·	ITS STRUCTURE TO MATCH THE DEMA	NDS OF THE PROB	LEM CURRENTL	Y BEING CAL	CULATED	. COMPUTER					
TIME COMPUTER IMAGE GENERATION REQUIRE CALCULATION OF VERY LARGE REAL NUMBERS AS WELL AS					•						
VERY SMALL LOGICAL VARIABLES. THE RESULTS DEMONSTRATE THAT, IN A BEST CASE ANALYSIS,											
A DYNAMIC ARCHITECTURE COMPUTER CAN DEMONSTRATE AN IMPROVEMENT IN PROCESSING SPEED OVER	A DYNAMIC ARCHITECTURE COMPUTER	CAN DEMONSTRAT	E AN IMPROVE								
CONVENTIONAL SINGLE INSTRUCTION, SINGLE DATA COMPUTERS.	CONVENTIONAL SINGLE INSTRUCTION	I, SINGLE DATA C	OMPUTERS.								
20. DISTRIBUTION / AVAILABILITY OF ABSTRACT 21. ABSTRACT SECURITY CLASSIFICATION			_		ATION	<u></u>					
VIUNCLASSIFIED/UNLIMITED SAME AS RPT DTIC USERS UNCLASSIFIED 22a NAME OF RESPONSIBLE INDIVIDUAL 22b. TELEPHONE (Include Area Code) 22c. OFFICE SYMBOL		PT DTIC USERS			22c. OF	FICE SYMBOL					
PATRICK F PRICF (513) 255-8926 ASD/YWSE DD Form 1473 JUN 86 Previous editions are obsolete SECURITY CLASSIFICATION OF THIS PAGE	PATRICK F PRICE		(513) 255-8	926	ASD/	YWSE					

UNCLASSIFIED